Lecture 18

- Logistics
 - HW5 due today (with extra 10%)
 - HW5 due Friday (20% off on Mon 10:29am, Sol'n posted 10:30am)
 - HW6 out, due Wednesday
 - Office hours canceled on Friday (am out of town)
 - Brian will cover lecture on Friday
 - Midterm 2 covers materials up to Monday lecture & HW6
- Last lecture
 - Registers/counters
 - Design counters
- Today
 - More counter designs
 - Finite state machine design

CSE370, Lecture 18

The "WHY" slide

- Finite State Machine (FSM)
 - This is what we have been waiting for in this class. Using combinational and sequential logics, now you can design a lot of clever digital logic circuits for functional products. We will learn different steps you take to go from word problems to logic circuits. We first talk about a simplified version of FSM which is a counter.

CSE370, Lecture 18


Another 3-bit up counter: with T flip flops

- 1. Draw a state diagram
- 2. Draw a state-transition table
- 3. Encode the next-state functions
 - Minimize the logic using k-maps
- 4. Implement the design

CSE370, Lecture 18

3


1. Draw a state diagram



CSE370, Lecture 18

2. Draw a state-transition table

- ♦ Like a truth-table
 - State encoding is easy for counters → Use count value



cur	rent state	next state		
0	000	001	1	
1	001	010	2	
2	010	011	3	
3	011	100	4	
4	100	101	5	
5	101	110	6	
6	110	111	7	
7	111	000	0	

CSE370, Lecture 18

5

3. Encode the next state functions


T flip-flops T1 :=


T2 := T3 :=

T1		С	3
C1			
-	С	2	

C3	C2	C1	N3	N2	N1	T3	T2	T1
0	0	0	0	0	1			
0	0	1	0	1	0			
0	1	0	0	1	1			
0	1	1	1	0	0			
1	0	0	1	0	1			
1	0	1	1	1	0			
1	1	0	1	1	1			
1	1	1	0	0	0			

CSE370, Lecture 18





4. Implement the design

CSE370, Lecture 18

One more counter example: A 5-state counter with D flip flops

- Counter repeats 5 states in sequenceSequence is 000, 010, 011, 101, 110, 000

Step 1: State diagram


Step 2: State transition table Assume D flip-flops

Pre	ese	nt Sta	Next State			
	С	В	Α	C+	B+	A+
	0	0	0			
	0	0	1			
	0	1	0			
	0	1	1			
	1	0	0			
	1	0	1			
	1	1	0			
	1	1	1			


CSE370, Lecture 18

5-state counter (con't)

Step 3: Encode the next state functions



<u>B+</u> <u>C</u>



A+ =

B+ =

CSE370, Lecture 18

9

5-state counter (con't)


Step 4: Implement the design

CSE370, Lecture 18

5-state counter (con't)

- Is our design robust?
 - What if the counter starts in a 111 state?

Does our counter get stuck in invalid states???



CSE370, Lecture 18

11

5-state counter (con't)

◆ Back-annotate our design to check it

Fill in state transition table

Draw state diagram

Pr	eser	nt Sta	ate	Next State		
	С	В	Α	C+	B+	A+
	0	0	0	0	1	0
	0	0	1			
	0	1	0	0	1	1
	0	1	1	1	0	1
	1	0	0			
	1	0	1	1	1	0
	1	1	0	0	0	0
A+=BC'	1	1	1			

000 110 010 101

B+ = B' + A'C'

C+=A

CSE370, Lecture 18

Self-starting counters

- ◆ Invalid states should always transition to valid states
 - Assures startup
 - Assures bit-error tolerance
- Design your counters to be self-starting
 - Draw all states in the state diagram
 - Fill in the entire state-transition table
 - May limit your ability to exploit don't cares
 - **∠** Choose startup transitions that minimize the logic

CSE370, Lecture 18 13

Finite state machines: more than counters

- FSM: A system that visits a finite number of logically distinct states
- Counters are simple FSMs
 - Outputs and states are identical
 - Visit states in a fixed sequence without inputs
- FSMs are typically more complex than counters
 - Outputs can depend on current state and on inputs
 - State sequencing depends on current state and on inputs

CSE370, Lecture 18 14


FSM design

- Counter-design procedure
 - 1. State diagram
 - 2. State-transition table
 - 3. Next-state logic minimization
 - 4. Implement the design
- FSM-design procedure
 - 1. State diagram
 - 2. state-transition table
 - 3. State minimization
 - 4. State encoding
 - 5. Next-state logic minimization
 - 6. Implement the design

CSE370, Lecture 18

Example: A vending machine

- 15 cents for a cup of coffee
- Doesn't take pennies or quarters
- Doesn't provide any change




Reset

- FSM-design procedure
 - 1. State diagram
 - 2. state-transition table
 - 3. State minimization
 - 4. State encoding
 - 5. Next-state logic minimization
 - 6. Implement the design

CSE370, Lecture 18

16



A vending machine: State transition table

CSE370, Lecture 18


A vending machine: State minimization

CSE370, Lecture 18

19

A vending machine: State encoding

CSE370, Lecture 18



CSE370, Lecture 18

21

A vending machine: Implementation

CSE370, Lecture 18