Overview

- Last lecture
 - Ant-brain FSM
- Today
 - Sequential Logic Examples

CSE370, Lecture 23

Finite string pattern recognizer (step 1)

- Finite string pattern recognizer
 - one input (X) and one output (Z)
 - output is asserted whenever the input sequence ...010... has been observed, as long as the sequence 100 has never been seen
- Step 1: understanding the problem statement
 - sample input/output behavior
 - X: 00101010010...
 - Z: 00010101000...
 - X: 11011010010...
 - Z: 00000001000...

CSE370, Lecture 23

Sequential logic examples


- Basic design approach: a 4-step design process
- Hardware description languages and finite state machines
- Implementation examples and case studies
 - finite-string pattern recognizer

 - traffic light controllerdoor combination lock

CSE370, Lecture 23

Finite string pattern recognizer (step 2)

- ◆ Step 2: draw state diagram
 - for the strings that must be recognized, i.e., 010 and 100
 - a Moore implementation



CSE370, Lecture 23

General FSM design procedure


- (1) Determine inputs and outputs
- (2) Determine possible states of machine
 - state minimization
- ◆ (3) Encode states and outputs into a binary code
 - state assignment or state encoding
 - output encoding
 - possibly input encoding (if under our control)
- (4) Realize logic to implement functions for states and outputs
 - combinational logic implementation and optimization
 - choices made in steps 2 and 3 can have large effect on resulting logic

CSE370, Lecture 23

Finite string pattern recognizer (step 2, cont'd)

- Exit conditions from state S3: have recognized ...010
 - if next input is 0 then have ...0100 = ...100 (state S6)
 if next input is 1 then have ...0101 = ...01 (state S2)
- Exit conditions from S1: recognizes
 - strings of form ...0 (no 1 seen)

 loop back to S1 if input is 0
- Exit conditions from S4: recognizes strings of form ...1 (no 0 seen)
 - loop back to S4 if input is 1




CSE370, Lecture 23

Finite string pattern recognizer (step 2, cont'd)

- ◆ S2 and S5 still have incomplete transitions
 - S2 = ...01; If next input is 1, then string could be prefix of (01)1(00) S4 handles just this case
 - S5 = ...10; If next input is 1, then string could be prefix of (10)1(0) S2 handles just this case
- Reuse states as much as possible
 - look for same meaning
 - state minimization leads to smaller number of bits to represent states
- Once all states have a complete set of transitions we have a final state diagram

CSE370, Lecture 23



Complex counter

- ◆ A synchronous 3-bit counter has a mode control M
 - when M = 0, the counter counts up in the binary sequence
 - when M = 1, the counter advances through the Gray code sequence

binary: 000, 001, 010, 011, 100, 101, 110, 111 Gray: 000, 001, 011, 010, 110, 111, 101, 100

Valid I/O behavior (partial)

Mode Input M	Current State	Next State	
0	000	001	
0	001	010	
1	010	110	
1	110	111	
1	111	101	
0	101	110	
0	110	111	

CSE370, Lecture 23

10

Finite string pattern recognizer (step 3)


Verilog description including state assignment (or state encoding)

```
module string (clk, X, rst, Q0, Q1, Q2, Z);
                                                                                                                                                                                                          always @(posedge clk) begin
if rst state = 'SO;
                                                                                                                                                                                                              If rst state = 'bu,
else

1se
1se
2se
(state)
1SD: if (X) state = 'S4 else state = 'S1;
'S1: if (X) state = 'S2 else state = 'S1;
'S2: if (X) state = 'S4 else state = 'S1;
'S3: if (X) state = 'S4 else state = 'S3;
'S3: if (X) state = 'S2 else state = 'S6;
'S6: if (X) state = 'S4 else state = 'S6;
'S6: state = 'S6;
'S6: state = 'S6;
default: begin
Sdisplay ("invalid state reached");
state = 3'bxxx;
endcase
 input clk, X, rst;
output Q0, Q1, Q2, Z;
reg state[0:2];
'define 50 [0,0.0] //reset state
'define 51 [0,0.1] //strings ending in ...0
'define 52 [0,1.1] /strings ending in ...0.1
'define 52 [0,1.1] /strings ending in ...0.1
'define 54 [1,0.0] /strings ending in ...1
'define 55 [1,0.1] //strings ending in ...1
'define 55 [1,0.1] //strings ending in ...10
'define 56 [1,1.0] //strings ending in ...100
 assign Q0 = state[0];
assign Q1 = state[1];
assign Q2 = state[2];
assign Z = (state == `S3);
                                                                                                                                                                                                             endmodule
                     CSE370, Lecture 23
```

Complex counter (state diagram)

- Deriving state diagram
 - one state for each output combination
 - add appropriate arcs for the mode control



CSE370, Lecture 23 11

Finite string pattern recognizer

- Review of process
 - understanding problem
 - $\ensuremath{\boldsymbol{\varkappa}}$ write down sample inputs and outputs to understand specification
 - derive a state diagram
 - $\boldsymbol{\boldsymbol{\varkappa}}$ write down sequences of states and transitions for sequences to be recognized
 - minimize number of states
 - ✓ add missing transitions; reuse states as much as possible
 state assignment or encoding

 - **∠** encode states with unique patterns
 - simulate realization
 - Verify I/O behavior of your state diagram to ensure it matches specification


CSE370, Lecture 23


Complex counter (state encoding)

Verilog description including state encoding

```
module string (clk, M, rst, Z0, Z1, Z2);
input clk, X, rst;
output Z0, Z1, Z2;
                                                                                                                                                                                              always @(posedge clk) begin
if rst state = 'SO;
                                                                                                                                                                                              if rst state = 'SO; else
case (state)
'SO: state = 'S1;
'S1: if (M) state = 'S3 else state = 'S2;
'S2: if (M) state = 'S6 else state = 'S3;
'S3: if (M) state = '26 else state = 'S4;
'S4: if (M) state = '30 else state = 'S5;
'S5: if (M) state = '34 else state = 'S6;
'S5: if (M) state = 'S7 else state = 'S7;
'S5: if (M) state = 'S7 else state = 'S7;
endase
Teg state[0:2];

'define S0 = [0,0,0];
'define S1 = [0,0,1];
'define S2 = [0,1,0];
'define S3 = [0,1,1];
'define S4 = [1,0,0];
'define S5 = [1,0,1];
'define S6 = [1,1,0];
'define S7 = [1,1,1];
 assign Z0 = state[0];
assign Z1 = state[1];
assign Z2 = state[2];
                                                                                                                                                                                               end
             CSE370, Lecture 23
                                                                                                                                                                                                                                                                                                                                                                    12
```






```
* Specification of inputs, outputs, and state elements


module FSM(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
output HY;
output HY;
output HY;
output HS;
output FS,
output FS;
output FS;
output FS;
output FS;
input TS;
input TS;
input TS;
input TL;
input C1;
input C1;
input C1;
input C1k;


reg [6:1] state;
reg ST;


Specify state bits and codes
for each state as well as
connections to outputs


Specify state bits and codes
for each state as well as
connections to outputs
```











Digital combinational lock

- ◆ Door combination lock:
 - punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be
 - inputs: sequence of input values, resetoutputs: door open/close

 - memory: must remember combination or always have it available

20


- open questions: how do you set the internal combination? ★ stored in registers (how loaded?)
 - ∠ hardwired via switches set by user

CSE370, Lecture 23

Digital combination lock state diagram States: 5 states represent point in execution of machine each state has outputs ◆ Transitions: 6 from state to state, 5 self transitions, 1 global changes of state occur when clock says its ok based on value of inputs · Inputs: reset, new, results of comparisons Output: open/closed C1!=value C2!=value CSE370, Lecture 23 23

Implementation in software

```
integer v1, v2, v3;
integer error = 0;
    static integer c[3] = 3, 4, 2;
    while (!new_value( ));
    v1 = read_value();
if (v1 != c[1]) then error = 1;
   while (!new_value());
v2 = read_value();
if (v2 != c[2]) then error = 1;
    while (!new_value( ));
    v3 = read_value();
if (v2 != c[3]) then error = 1;
    if (error == 1) then return(0); else return (1);
CSE370, Lecture 23
                                                                                       21
```




State table for combination lock


- Finite-state machine
 - refine state diagram to take internal structure into account
 - state table ready for encoding


reset	new	egual	state	next state	mux	open/closed
1	-	-	-	S1	C1	closed
0	0	-	S1	S1	C1	closed
0	1	0	S1	ERR	_	closed
0	1	1	S1	S2	C2	closed
 0	1	1	S3	OPEN	-	open


CSE370, Lecture 23


25













- Open collector: another way to connect gate outputs to the same wire

 gate only has the ability to pull its output low

 it cannot actively drive the wire high (default pulled high through resistor)
- Wired-AND can be implemented with open collector logic

 - wired-AND can be implemented with open collector logic

 if A and B are "1", output is actively pulled low


 if C and D are "1", output is actively pulled low

 if one gate output is low and the other high, then low wins

 if both gate outputs are "1", the wire value "floats", pulled high by resistor

 low to high transition usually slower than it would have been with a gate pulling high

 hence, the two NAND functions are ANDed together




31

Digital combination lock (new data-path)

- Decrease number of inputs
- Remove 3 code digits as inputs
 - use code registers

 - use code registers
 make them loadable from value
 need 3 load signal inputs (net gain in input (4*3)–3=9)

 ∠ could be done with 2 signals and decoder (ld1, ld2, ld3, load none)



CSE370, Lecture 23