


## Computer organization

- Computer design – an application of digital logic design procedures
- Computer = processing unit + memory system
- Processing unit = control + datapath
- Control = finite state machine
  - inputs = machine instruction, datapath conditions
  - outputs = register transfer control signals, ALU operation codes
  - instruction interpretation = instruction fetch, decode, execute
- Datapath = functional units + registers
  - functional units = ALU, multipliers, dividers, etc.
  - registers = program counter, shifters, storage registers


## Structure of a computer

- Block diagram view



## Registers

- Selectively loaded – EN or LD input
- Output enable – OE input
- Multiple registers – group 4 or 8 in parallel




OE asserted causes FF state to be connected to output pins; otherwise they are left unconnected (high impedance)

LD asserted during a lo-to-hi clock transition loads new data into FFs


## Register transfer

- Point-to-point connection
  - dedicated wires
  - muxes on inputs of each register
- Common input from multiplexer
  - load enables for each register
  - control signals for multiplexer
- Common bus with output enables
  - output enables and load enables for each register




## Register files

- Collections of registers in one package
  - two-dimensional array of FFs
  - address used as index to a particular word
  - can have separate read and write addresses so can do both at same time
- 4 by 4 register file
  - 16 D-FFs
  - organized as four words of four bits each
  - write-enable (load)
  - read-enable (output enable)



## Memories

- Larger collections of storage elements
  - implemented not as FFs but as much more efficient latches
  - high-density memories use 1 to 5 switches (transistors) per memory bit
- Static RAM – 1024 words each 4 bits wide
  - once written, memory holds forever (not true for denser dynamic RAM)
  - address lines to select word (10 lines for 1024 words)
  - read enable
    - same as output enable
    - often called chip select
    - permits connection of many chips into larger array
  - write enable (same as load enable)
  - bi-directional data lines
    - output when reading, input when writing



## Instruction sequencing

- Example – an instruction to add the contents of two registers (Rx and Ry) and place result in a third register (Rz)
- Step 1: get the ADD instruction from memory into an instruction register
- Step 2: decode instruction
  - instruction in IR has the code of an ADD instruction
  - register indices used to generate output enables for registers Rx and Ry
  - register index used to generate load signal for register Rz
- Step 3: execute instruction
  - enable Rx and Ry output and direct to ALU
  - setup ALU to perform ADD operation
  - direct result to Rz so that it can be loaded into register

## Instruction types


- Data manipulation
  - add, subtract
  - increment, decrement
  - multiply
  - shift, rotate
  - immediate operands
- Data staging
  - load/store data to/from memory
  - register-to-register move
- Control
  - conditional/unconditional branches in program flow
  - subroutine call and return

## Elements of the control unit (aka instruction unit)

- Standard FSM elements
  - state register
  - next-state logic
  - output logic (datapath/control signalling)
  - Moore or synchronous Mealy machine to avoid loops unbroken by FF
- Plus additional "control" registers
  - instruction register (IR)
  - program counter (PC)
- Inputs/outputs
  - outputs control elements of data path
  - inputs from data path used to alter flow of program (test if zero)


## Instruction execution

- Control state diagram (for each diagram)
  - reset
  - fetch instruction
  - decode
  - execute
- Instructions partitioned into three classes
  - branch
  - load/store
  - register-to-register
- Different sequence through diagram for each instruction type




## Data path (hierarchy)

- Arithmetic circuits constructed in hierarchical and modular fashion
  - each bit in datapath is functionally identical
  - 4-bit, 8-bit, 16-bit, 32-bit datapaths




## Data path (ALU)

- ALU block diagram
  - input: data and operation to perform
  - output: result of operation and status information



## Data path (ALU + registers)

- Accumulator
  - special register
  - one of the inputs to ALU
  - output of ALU stored back in accumulator
- One-address instructions
  - operation and address of one operand
  - other operand and destination is accumulator register
  - $AC \leftarrow AC \text{ op } Mem[addr]$
  - "single address instructions" (AC implicit operand)
- Multiple registers
  - part of instruction used to choose register operands





Autumn 2006

CSE370 - X - Computer Organization

13

## Data path (bit-slice)

- Bit-slice concept – replicate to build n-bit wide datapaths



Autumn 2006

CSE370 - X - Computer Organization

14

## Instruction path


- Program counter (PC)
  - keeps track of program execution
  - address of next instruction to read from memory
  - may have auto-increment feature or use ALU
- Instruction register (IR)
  - current instruction
  - includes ALU operation and address of operand
  - also holds target of jump instruction
  - immediate operands
- Relationship to data path
  - PC may be incremented through ALU
  - contents of IR may also be required as input to ALU – immediate operands

## Data path (memory interface)

- Memory
  - separate data and instruction memory (Harvard architecture)
    - two address busses, two data busses
  - single combined memory (Princeton architecture)
    - single address bus, single data bus
- Separate memory
  - ALU output goes to data memory input
  - register input from data memory output
  - data memory address from instruction register
  - instruction register from instruction memory output
  - instruction memory address from program counter
- Single memory
  - address from PC or IR
  - memory output to instruction and data registers
  - memory input from ALU output

## Block diagram of processor (Harvard)

- Register transfer view of Harvard architecture
  - which register outputs are connected to which register inputs
  - arrows represent data-flow, other are control signals from control FSM
  - two MARs (PC and IR)
  - two MBRs (REG and AC)
  - load control for each register




Autumn 2006

CSE370 - X - Computer Organization

17

## Block diagram of processor (Princeton)

- Register transfer view of Princeton architecture
  - which register outputs are connected to which register inputs
  - arrows represent data-flow, other are control signals from control FSM
  - MAR may be a simple multiplexer rather than separate register (impl. using 3-state)
  - two MBRs (REG and IR)
  - load control for each register



Autumn 2006

CSE370 - X - Computer Organization

18

## A simplified processor data-path and memory

- Modeled after MIPS R2000
  - used as main example in 378 textbook by Patterson & Hennessy
  - Princeton architecture – shared data/instruction memory
  - 32-bit machine
  - 32 register file
  - PC incremented through ALU
  - Multi-cycle instructions in our implementation, single-cycle for real R2000
  - Only a subset of the instructions are implemented
  - Synchronous Mealy or Moore controller

## Processor instructions


- Three principal types (32 bits in each instruction)

type	op	rs	rt	rd	shft	funct
R(register)	6	5	5	5	5	6
I(immediate)	6	5	5			16
J(ump)	6				26	

- The instructions we will implement (only a small subset)

R	add	0	rs	rt	rd	0	32	rd = rs + rt
	sub	0	rs	rt	rd	0	34	rd = rs - rt
	and	0	rs	rt	rd	0	36	rd = rs & rt
	or	0	rs	rt	rd	0	37	rd = rs   rt
	slt	0	rs	rt	rd	0	42	rd = (rs < rt)
I	lw	35	rs	rt	offset			rt = mem[rs + offset]
	sw	43	rs	rt	offset			mem[rs + offset] = rt
	beq	4	rs	rt	offset			pc = pc + offset, if (rs == rt)
	addi	8	rs	rt	offset			rt = rs + offset
J	j	2	target address					pc = target address
	halt	63	-					stop execution until reset

## Our R2000 implementation



Autumn 2006

CSE370 - X - Computer Organization

21

## Registers and 3-state drivers

```
module Reg32_LD(D, LD, Q, clk);
    input [31:0] D;
    input LD;
    output [31:0] Q;
    input clk;

    reg [31:0] Q;

    always @ (posedge clk) begin
        if (LD) Q = D;
    end
endmodule
```

```
module Tri32(I, OE, O);
    input [31:0] I;
    input OE;
    output [31:0] O;

    assign O = (OE) ? I : 32'hzzzzzzz;
endmodule
```

Autumn 2006

CSE370 - X - Computer Organization

22

## Memory

```
module Memory(address, write, read, data);

    input [31:0] address;
    input write, read;
    inout [31:0] data;

    reg [31:0] memory[0:255];
    wire delayed_write;

    assign #10 delayed_write = write;

    always @(posedge delayed_write) begin
        memory[address[7:0]] = data;
    end

    assign data = read ? memory[address[7:0]] : 32'hzzzzzzz;
endmodule
```

## Memory – initial contents (test fixture)

```
parameter ALU      = 6'h00; // op = 0
parameter LW       = 6'h23; // op = 35
parameter SW       = 6'h2b; // op = 43
parameter BEQ      = 6'h04; // op = 4
parameter ADDI     = 6'h08; // op = 8
parameter J        = 6'h02; // op = 2
parameter HALT     = 6'h3f; // op = 63

parameter ADD      = 6'h20; // funct = 32
parameter SUB      = 6'h22; // funct = 34
parameter AND      = 6'h24; // funct = 36
parameter OR       = 6'h25; // funct = 37
parameter SLT      = 6'h2a; // funct = 42

parameter shftX    = 5'hxx;
parameter r0        = 5'h00;
parameter r1        = 5'h01;
parameter r2        = 5'h02;
parameter r3        = 5'h03;
parameter rz        = 5'h1f;

initial begin
    memory[8'h00] = {ADDI, rz, r1, 16'h0000};           // r1 = 0
    memory[8'h01] = {ADDI, rz, r2, 16'h0001};           // r2 = 1
    memory[8'h02] = {LW, r2, r0, 16'h00fe};           // r0 = mem [ rz + 254 ]
    memory[8'h03] = {ALU, rz, r0, r3, shftX, SLT};    // r3 = ( rz < r0 )
    memory[8'h04] = {BEO, r3, rz, 16'h0009};           // if ( r3 == rz ) goto exit2
    memory[8'h05] = {BEO, rz, rz, 16'h0002};           // if ( rz == rz ) goto entry /* goto entry
    memory[8'h06] = {ALU, r1, r2, r1, shftX, ADD};    // loop: r1 = r1 + r2
    memory[8'h07] = {ADDI, r0, r0, 16'hffff};          // r0 = r0 + ( -1 )
    memory[8'h08] = {BEQ, r0, rz, 16'h0004};           // entry: if ( r0 == rz ) goto exit1
    memory[8'h09] = {ALU, r2, r1, r2, shftX, ADD};    // r2 = r2 + r1
    memory[8'h0a] = {ADDI, r0, r0, 16'hffff};          // r0 = r0 + ( -1 )
    memory[8'h0b] = {BEO, r0, rz, 16'h0002};           // if ( r0 == rz ) goto exit2
    memory[8'h0c] = {J, 26'h00000006};                  // goto loop
    memory[8'h0d] = {ALU, r1, rz, r2, shftX, OR};     // exit1: r2 = r1 | rz /* r2 = r1
    memory[8'h0e] = {SW, rz, r2, 16'h00ff};             // exit2: mem [ rz + 255 ] = r2
    memory[8'h0f] = {HALT, 26'hxxxxxxxx};

    memory[8'hfe] = 32'h00000004;                      // this is the input N
end
```

## ALU

```
module ALU(RegA, PC, Inst, RegB, op, srcA, srcB, ALUout, zero, neg);

    input [31:0] RegA;
    input [31:0] PC;
    input [31:0] Inst;
    input [31:0] RegB;
    input [5:0] op;
    input srcA;
    input [1:0] srcB;
    output [31:0] ALUout;
    output zero, neg;

    wire [31:0] A;
    reg [31:0] B;
    reg [31:0] result;
    reg zero;
    reg neg;

    assign A = (srcA) ? PC : RegA;

    always @(Inst or RegB or srcB) begin
        case (srcB)
            2'b00: B = RegB;
            2'b01: B = 32'h00000000;
            2'b10: B = {Inst[15], Inst[15], Inst[15], Inst[15], Inst[15],
                        Inst[15], Inst[15], Inst[15], Inst[15], Inst[15],
                        Inst[15], Inst[15], Inst[15], Inst[15], Inst[15:0]};
            2'b11: B = 32'h00000001;
        endcase
    end

    always @((A or B or op) begin
        case (op)
            6'b000001: result = A + B;
            6'b000010: result = A - B;
            6'b000100: result = A & B;
            6'b001000: result = A | B;
            6'b010000: result = A;
            6'b100000: result = B;
            default: result = 32'hxxxxxxxx;
        endcase
        zero = (result == 32'h00000000);
        neg = result[31];
    end

    assign ALUout = result;
endmodule
```

Autumn 2006

CSE370 - X - Computer Organization

25

## Register file

```
module RegFile(MBR, ALUout, Inst, regWrite, wrDataSel, wrRegSel, RegA, RegB, clk);

    input [31:0] MBR;
    input [31:0] ALUout;
    input [31:0] Inst;
    input regWrite, wrDataSel, wrRegSel;
    output [31:0] RegA;
    output [31:0] RegB;
    input clk;

    wire [4:0] rs, rt, rd, wrReg;
    wire [31:0] wrData;

    reg [31:0] RegFile[0:31];
    reg [31:0] RegA, RegB;

    initial begin
        RegFile[31] = 0;
    end

    assign rs = Inst[25:21];
    assign rt = Inst[20:16];
    assign rd = Inst[15:11];

    assign wrReg = wrRegSel ? rd : rt;

    assign wrData = wrDataSel ? MBR : ALUout;

    always @(posedge clk) begin
        RegA = RegFile[rs];
        RegB = RegFile[rt];
        if (regWrite && (wrReg != 31)) begin
            RegFile[wrReg] = wrData;
        end
    end

endmodule
```

Autumn 2006

CSE370 - X - Computer Organization

26

## PC – a special register

```
module PC(ALUout, Inst, reset, PCsel, PCld, clk, PC);  
  
    input [31:0] ALUout;  
    input [31:0] Inst;  
    input reset, PCsel, PCld, clk;  
    output [31:0] PC;  
  
    reg [31:0] PC;  
    wire [31:0] src;  
  
    assign src = PCsel ? ALUout : {6'b000000, Inst[25:0]};  
  
    always @(posedge clk) begin  
        if (reset) PC = 32'h00000000;  
        else  
            if (PCld) PC = src;  
    end  
  
endmodule
```

## Tracing an instruction's execution


- Instruction:  $r3 = r1 + r2$

R	0	rs=r1	rt=r2	rd=r3	shft=X	funct=32
---	---	-------	-------	-------	--------	----------

- 1. instruction fetch
  - move instruction address from PC to memory address bus
  - assert memory read
  - move data from memory data bus into IR
  - configure ALU to add 1 to PC
  - configure PC to store new value from ALUout
- 2. instruction decode
  - op-code bits of IR are input to control FSM
  - rest of IR bits encode the operand addresses (rs and rt) – these go to register file
- 3. instruction execute
  - set up ALU inputs
  - configure ALU to perform ADD operation
  - configure register file to store ALU result (rd)

## Tracing an instruction's execution (cont'd)

Step 1:  $IR \leftarrow mem[PC]$ ;




Autumn 2006

CSE370 - X - Computer Organization

29

## Tracing an instruction's execution (cont'd)

Step 1:  $IR \leftarrow mem[PC]$ ;




Autumn 2006

CSE370 - X - Computer Organization

30

## Tracing an instruction's execution (cont'd)

Step 1:  $IR \leftarrow \text{mem}[PC]$ ;  $PC \leftarrow PC + 1$ ;




Autumn 2006

CSE370 - X - Computer Organization

31

## Tracing an instruction's execution (cont'd)

Step 1:  $IR \leftarrow \text{mem}[PC]$ ;  $PC \leftarrow PC + 1$ ;



Autumn 2006

CSE370 - X - Computer Organization

32

## Tracing an instruction's execution (cont'd)

Step 1:  $IR \leftarrow \text{mem}[PC]$ ;  $PC \leftarrow PC + 1$ ;

- Control signals

- $\text{PCmaEN} = 1$ ;
- $mr = 1$ ;
- $\text{IRId} = 1$ ;
- $\text{ALUmaEN} = 0$ ;
- $mw = 0$ ;
- $\text{RegBmdEN} = 0$ ;
- $\text{srcA} = "PC" = 1$ ;
- $\text{srcB} = "1" = 2'b11$ ;
- $op = "+" = 6'b0000001$ ;
- $\text{PCld} = 1$ ;
- $\text{PCsel} = 1$ ;

- But, also . . .


- $\text{regWrite} = 0$ ;
- $\text{wrDataSel} = X$ ;
- $\text{wrRegSel} = X$ ;
- $\text{MBRId} = X$ ;

- At end of cycle, IR is loaded with instruction that will be seen by controller

- But, control signals for instruction can't be output until next cycle
- One cycle just for signals to propagate (Step 2)


## Tracing an instruction's execution (cont'd)

Step 2:  $\text{RegA} \leftarrow \text{regfile}[rs]$ ;  $\text{RegB} \leftarrow \text{regfile}[rt]$ ;



## Tracing an instruction's execution (cont'd)

Step 2:  $\text{RegA} \leftarrow \text{regfile}[rs]; \text{RegB} \leftarrow \text{regfile}[rt];$



## Tracing an instruction's execution (cont'd)


Step 2:  $\text{RegA} \leftarrow \text{regfile}[rs]; \text{RegB} \leftarrow \text{regfile}[rt];$

### Control signals

- `PCmaEN = 0;`
- `mr = X;`
- `IRId = 0;`
- `ALumaEN = 0;`
- `mw = 0;`
- `RegBmdEN = 0;`
- `regWrite = 0;`
- `PCld = 0;`
- `PCsel = X;`
- But, also . . .
  - `srcA = X;`
  - `srcB = 2'bX;`
  - `op = 6'bXXXXXXXX;`
  - `wrDataSel = X;`
  - `wrRegSel = X;`
  - `MBRId = X;`

## Tracing an instruction's execution (cont'd)

Step 3:  $\text{Regfile}[rd] \leftarrow \text{RegA} + \text{RegB};$




Autumn 2006

CSE370 - X - Computer Organization

37

## Tracing an instruction's execution (cont'd)

Step 3:  $\text{Regfile}[rd] \leftarrow \text{RegA} + \text{RegB};$



Autumn 2006

CSE370 - X - Computer Organization

38

## Tracing an instruction's execution (cont'd)

Step 3:  $\text{Regfile}[rd] \leftarrow \text{RegA} + \text{RegB};$

### ■ Control signals

- $\text{PCmaEN} = 0;$
- $\text{mr} = X;$
- $\text{IRId} = 0;$
- $\text{ALUmaEN} = 0;$
- $\text{mw} = 0;$
- $\text{RegBmdEN} = 0;$
- $\text{srcA} = "A" = 0;$
- $\text{srcB} = "B" = 2'b00;$
- $\text{op} = "+" = 6'b0000001;$
- $\text{regWrite} = 1;$
- $\text{wrDataSel} = "ALU" = 0;$
- $\text{wrRegSel} = "rd" = 1;$

### ■ But, also . . .

- $\text{PCId} = 0;$
- $\text{PCsel} = X;$
- $\text{MBRId} = X;$

## Register-transfer-level description

### ■ Control

- transfer data between registers by asserting appropriate control signals


### ■ Register transfer notation - work from register to register

- instruction fetch:
  - $\text{mabus} \leftarrow \text{PC};$  – move PC to memory address bus (PCmaEN, ALUmaEN)
  - $\text{memory read};$  – assert memory read signal (mr)
  - $\text{IR} \leftarrow \text{memory};$  – load IR from memory data bus (IRId)
  - $\text{op} \leftarrow \text{add}$  – send PC into A input, 1 into B input, add (PC + 1)  
(srcA, srcB[1:0], op)
  - $\text{PC} \leftarrow \text{ALUout}$  – load result of incrementing in ALU into PC (PCId, PCsel)
- instruction decode:
  - IR to controller
  - values of A and B read from register file (rs, rt)
- instruction execution:
  - $\text{op} \leftarrow \text{add}$  – send regA into A input, regB into B input, add (A + B)  
(srcA, srcB[1:0], op)
  - $\text{rd} \leftarrow \text{ALUout}$  – store result of add into destination register  
(regWrite, wrDataSel, wrRegSel)

## Register-transfer-level description (cont'd)


- How many states are needed to accomplish these transfers?
  - data dependencies (where do values that are needed come from?)
  - resource conflicts (ALU, busses, etc.)
- In our case, it takes three cycles
  - one for each step
  - all operations within a cycle occur between rising edges of the clock
- How do we set all of the control signals to be output by the state machine?
  - depends on the type of machine (Mealy, Moore, synchronous Mealy)

## Review of FSM timing



## FSM controller for CPU (skeletal Moore FSM)


- First pass at deriving the state diagram (Moore machine)
  - these will be further refined into sub-states



## FSM controller for CPU (reset and inst. fetch)


- Assume Moore machine
  - outputs associated with states rather than arcs
- Reset state and instruction fetch sequence
- On reset (go to Fetch state)
  - start fetching instructions
  - PC will set itself to zero

```
mabus ← PC;  
memory read;  
IR ← memory data bus;  
PC ← PC + 1;
```



## FSM controller for CPU (decode)

- Operation decode state
  - next state branch based on operation code in instruction
  - read two operands out of register file
    - what if the instruction doesn't have two operands?




## FSM controller for CPU (instruction execution)

- For add instruction
  - configure ALU and store result in register

$$rd \leftarrow A + B$$


- other instructions may require multiple cycles



## FSM controller for CPU (add instruction)

- Putting it all together and closing the loop

- the famous instruction fetch decode execute cycle




## FSM controller for CPU

- Now we need to repeat this for all the instructions of our processor
  - fetch and decode states stay the same
  - different execution states for each instruction
    - some may require multiple states if available register transfer paths require sequencing of steps

## Tracing an instruction's execution (LW)

Step 1:  $IR \leftarrow \text{mem}[PC]$ ;  $PC \leftarrow PC + 1$ ;




Autumn 2006

CSE370 - X - Computer Organization

49

## Tracing an instruction's execution (LW cont'd)

Step 2: Instruction propagates through controller




Autumn 2006

CSE370 - X - Computer Organization

50


## Tracing an instruction's execution (LW cont'd)

Step 3:  $\text{ALUoutReg} \leftarrow \text{regfile}[rs] + \text{offset};$




## Tracing an instruction's execution (LW cont'd)

Step 4:  $\text{MBR} \leftarrow \text{mem}[\text{ALUoutReg}];$



## Tracing an instruction's execution (LW cont'd)

Step 5:  $\text{regfile}[rt] \leftarrow \text{MBR};$



Autumn 2006

CSE370 - X - Computer Organization

53

## Controller signals for all cycles (LW cont'd)


Control signals for:	Fetch	Decode	<u>LW1</u>	<u>LW2</u>	<u>LW3</u>
PCmaEN =	1	0			
ALUMaEN =	0	0			
RegBmdEN =	0	0			
mr =	1	X			
mw =	0	0			
IRId =	1	0			
MBRId =	X	X			
srcA =	"PC"	X			
srcB =	"1"	X			
op =	"+"	X			
regWrite =	0	0			
wrDataSel =	X	X			
wrRegSel =	X	X			
PCld =	1	0			
PCsel =	1	X			

Autumn 2006

CSE370 - X - Computer Organization

54

## FSM controller (complete state diagram)



Autumn 2006

CSE370 - X - Computer Organization

55

## Controller

```
module Controller(Inst, neg, zero, reset, clk,
    srcA, srcB, op, mr, mw, PCmaEN, ALUmaEN,
    RegBmdEN, MBRld, IRld, regWrite,
    wrDataSel, wrRegSel, PCsel, PCld);

    input [31:0] Inst;
    input neg, zero, reset, clk;

    output srcA;
    output [1:0] srcB;
    output [5:0] op;
    output MBRld, IRld, regWrite;
    output wrDataSel, wrRegSel, PCsel, PCld;
    output mr, mw, PCmaEN, ALUmaEN, RegBmdEN;

    reg srcA;
    reg MBRld, IRld, regWrite;
    reg wrDataSel, wrRegSel, PCsel, PCld;
    reg mr, mw, PCmaEN, ALUmaEN, RegBmdEN;
    reg [5:0] op;
    reg [1:0] srcB;

    reg [2:0] state;

    wire [5:0] instOp;
    wire [5:0] instSubOp;
```

```
parameter ALU      = 6'h00; // op = 0
parameter LW       = 6'h23; // op = 35
parameter SW       = 6'h2b; // op = 43
parameter BEQ      = 6'h04; // op = 4
parameter ADDI     = 6'h08; // op = 8
parameter J        = 6'h02; // op = 2
parameter HALT    = 6'h3f; // op = 63
parameter ADD      = 6'h20; // funct = 32
parameter SUB      = 6'h22; // funct = 34
parameter AND      = 6'h24; // funct = 36
parameter OR       = 6'h25; // funct = 37
parameter SLT      = 6'h2a; // funct = 42
parameter DONTCARE = 6'hxx;

parameter fetch    = 3'b000;
parameter decode   = 3'b100;
parameter execute1 = 3'b001;
parameter execute2 = 3'b010;
parameter execute3 = 3'b011;
parameter BADSTATE = 3'bxxx;

parameter srcAreg  = 1'b0;
parameter srcAPC   = 1'b1;
parameter srcBreg   = 2'b00;
parameter srcBzero  = 2'b01;
parameter srcBimmed = 2'b10;
parameter srcBone   = 2'b11;
parameter aluAdd    = 6'b000001;
parameter alusub    = 6'b000010;
parameter aluAnd    = 6'b000100;
parameter aluOr     = 6'b001000;
parameter aluPassA  = 6'b010000;
parameter aluPassB  = 6'b100000;
parameter pcSelTarget= 1'b0;
parameter pcSelALU   = 1'b1;
parameter regALU    = 1'b0;
parameter regMBR    = 1'b1;
parameter regRT     = 1'b0;
parameter regRD     = 1'b1;
```

Autumn 2006

CSE370 - X - Computer Organization

56

## Controller

```
assign instOp = Inst[31:26];
assign instSubOp = Inst[5:0];

always @(posedge clk) begin
    if (reset) begin
        state = fetch; end
    else begin
        casex ({state, instOp, instSubOp})
            {fetch, DONTCARE, DONTCARE}: state = decode; // fetch cycle
            {decode, DONTCARE, DONTCARE}: state = execute1; // decode cycle
            {execute1, ALU, ADD}: state = fetch; // execute cycle for ALU-ADD
            {execute1, ALU, SUB}: state = fetch; // execute cycle for ALU-SUB
            {execute1, ALU, AND}: state = fetch; // execute cycle for ALU-AND
            {execute1, ALU, OR}: state = fetch; // execute cycle for ALU-OR
            {execute1, ALU, SLT}: state = (neg ? execute2 : execute3); // 1st execute cycle for ALU-SLT,
                // branch depending on comparison
            {execute2, ALU, SLT}: state = fetch; // 2nd execute cycle for ALU-SLT when rs < rt
            {execute3, ALU, SLT}: state = fetch; // 2nd execute cycle for ALU-SLT when rs >= rt
            {execute1, LW, DONTCARE}: state = execute2; // 1st execute cycle for LW
            {execute2, LW, DONTCARE}: state = execute3; // 2nd execute cycle for LW
            {execute3, LW, DONTCARE}: state = fetch; // 3rd execute cycle for LW
            {execute1, SW, DONTCARE}: state = execute2; // 1st execute cycle for SW
            {execute2, SW, DONTCARE}: state = fetch; // 2nd execute cycle for SW
            {execute1, BEQ, DONTCARE}: state = (zero ? execute2 : fetch); // 1st execute cycle for BEQ,
                // don't branch if rs != rt
            {execute2, BEQ, DONTCARE}: state = fetch; // 2nd execute cycle for BEQ, rs = rt, take branch
            {execute1, ADDI, DONTCARE}: state = fetch; // execute cycle for ADDI
            {execute1, J, DONTCARE}: state = fetch; // execute cycle for J
            {execute1, HALT, DONTCARE}: state = execute1; // stay in this state
            default: state = BADSTATE; // should never get here
        endcase
    end
end
```

Autumn 2006

CSE370 - X - Computer Organization

57

## Controller

```
always @(state) begin
    // Set defaults that may be overwritten in case statement, just to be safe
    IRld = 0; MBRld = 0; PCld = 0; regWrite = 0;
    mr = 0; mw = 0; ALUmaEN = 0; PCmaEN = 0; RegBmdEN = 0;

    casex ({state, instOp, instSubOp})
        {fetch, DONTCARE, DONTCARE}: begin
            // fetch the instruction and load it into instruction register
            PCmaEN = 1;
            mr = 1;
            IRld = 1;
            // increment PC
            srcA = srcAPC;
            srcB = srcBone;
            op = aluAdd;
            PCsel = pcSelALU;
            PCld = 1;
        end

        {decode, DONTCARE, DONTCARE}: begin
            // propagate signals into controller, nothing to do
        end

        {execute1, ALU, DONTCARE}: begin
            srcA = srcAreg;
            srcB = srcBreg;
            case (instSubOp)
                ADD: op = aluAdd;
                SUB: op = aluSub;
                AND: op = aluAnd;
                OR: op = aluOr;
                SLT: op = aluSub;
            endcase
            wrRegSel = regRD;
            wrDataSel = regALU;
            regWrite = 1;
        end
```

Autumn 2006

CSE370 - X - Computer Organization

58

## Controller

```
{execute2, ALU,      SLT}: begin
    // rs < rt, load a one into rd
    srcB = srcBOne;
    op = aluPassB;
    wrDataSel = regALU;
    wrRegSel = regRD;
    regWrite = 1;
end

{execute3, ALU,      SLT}: begin
    // rs > rt, load a zero into rd
    srcB = srcZero;
    op = aluPassB;
    wrDataSel = regALU;
    wrRegSel = regRD;
    regWrite = 1;
end

{execute1, LW,      DONTCARE}: begin
    // compute address by adding rs + offset
    srcA = srcAreg;
    srcB = srcBimmed;
    op = aluAdd;
end

{execute2, LW,      DONTCARE}: begin
    // read from memory into MBR
    ALUmaEN = 1;
    mr = 1;
    MBRld = 1;
end

{execute3, LW,      DONTCARE}: begin
    // write MBR into register file's rt
    ALUmaEN = 0;
    mr = 0;
    wrRegSel = regRT;
    wrDataSel = regMBR;
    regWrite = 1;
end
```

Autumn 2006

CSE370 - X - Computer Organization

59

## Controller

```
{execute1, SW,      DONTCARE}: begin
    // compute address by adding rs + offset
    srcA = srcAreg;
    srcB = srcBimmed;
    op = aluAdd;
end

{execute2, SW,      DONTCARE}: begin
    // write rt into memory
    ALUmaEN = 1;
    RegBndEN = 1;
    mw = 1;
end

{execute1, BEQ,      DONTCARE}: begin
    // compare two values from rs and rt
    srcA = srcAreg;
    srcB = srcBreg;
    op = aluSub;
end

{execute2, BEQ,      DONTCARE}: begin
    // take branch, add offset to PC
    srcA = srcPC;
    srcB = srcBimmed;
    op = aluAdd;
    PCsel = pcSelALU;
    PCld = 1;
end

{execute1, ADDI,      DONTCARE}: begin
    // add rs + offset and store into rt
    srcA = srcAreg;
    srcB = srcBimmed;
    op = aluAdd;
    wrDataSel = regALU;
    wrRegSel = regRT;
    regWrite = 1;
end

{execute1, J,      DONTCARE}: begin
    // load PC with new value
    PCsel = pcSelTarget;
    PCld = 1;
end

{execute1, HALT,      DONTCARE}: begin
    // nothing to do
end

endcase
end


endmodule
```

Autumn 2006

CSE370 - X - Computer Organization

60

## Simulation of the processor



Autumn 2006


CSE370 - X - Computer Organization

61

## Estimating performance

- Recall basic constraint equations:
  - $T_{\text{period}} > T_{\text{FFprop}} + T_{\text{delay}} + T_{\text{setup}}$
  - $T_{\text{prop}} > T_{\text{hold}}$  (this is usually designed in to the FFs and is not our concern)
- Clock period is maximum of  $T_{\text{period}}$  along all possible paths in the circuit between flip-flops
  - Clock period = 1/frequency = max ( $T_{\text{period}}$ ) over all paths
  - Assuming all FFs are the same:

$$\max (T_{\text{period}}) = T_{\text{FFprop}} + \max(T_{\text{delay}}) + T_{\text{setup}}$$



Autumn 2006

CSE370 - X - Computer Organization


62

## Paths between FFs during “fetch” and “decode”

$$T_{\text{delay}} = T_{\text{3state}} + T_{\text{memoryread}} + T_{\text{wires}}$$

Assume  $T_{\text{wires}}$  is small and can be ignored.

Note: this is **NOT TRUE** in modern chip design




Autumn 2006

CSE370 - X - Computer Organization

63

## Paths between FFs during “fetch” and “decode”

$$T_{\text{delay}} = T_{\text{Amux}} + T_{\text{ALU}} + T_{\text{PCmux}}$$




Autumn 2006

CSE370 - X - Computer Organization

64

## Paths between FFs during “fetch” and “decode”

$$T_{\text{delay}} = T_{\text{RegFileRead}}$$




Autumn 2006

CSE370 - X - Computer Organization

65

## Paths between FFs during “fetch” and “decode”

$$T_{\text{delay}} = T_{\text{Controller}}$$



Autumn 2006

CSE370 - X - Computer Organization


66

## Estimating performance for “fetch” and “decode” cycles

- Max(Tdelay) = Max of the paths on previous four slides
  - $T_{3\text{state}} + T_{\text{memoryread}}$
  - $T_{\text{Amux}} + T_{\text{ALU}} + T_{\text{PCmux}}$
  - $T_{\text{RegFileRead}}$
  - $T_{\text{controller}}$
- Which is likely to be largest?
  - $T_{3\text{state}}$ ,  $T_{\text{Amux}}$  and  $T_{\text{PCmux}}$  are likely to be small
  - $T_{\text{RegFileRead}}$  is larger (32 register memory – large tri-state mux)
  - $T_{\text{ALU}}$  is probably larger as it includes a 32-bit carry (lookahead?)
  - $T_{\text{memoryread}}$  is an even larger array (typically an important factor)
  - $T_{\text{controller}}$  is the wild card (depends on complexity of logic in FSM)


## Other paths between FFs during “execute” (only partial)

$$T_{\text{delay}} = T_{3\text{state}} + T_{\text{memorywrite}}$$



## Other paths between FFs during “execute” (only partial)

$$T_{\text{delay}} = T_{\text{Bmux}} + T_{\text{ALU}} + T_{\text{controller}}$$



Autumn 2006

CSE370 - X - Computer Organization

69

## Estimating performance for “execute” cycles

- Max( $T_{\text{delay}}$ ) = Max of previous as well as
  - $T_{\text{3state}} + T_{\text{memorywrite}}$
  - $T_{\text{Bmux}} + T_{\text{ALU}} + T_{\text{controller}}$
- Now  $T_{\text{ALU}}$  and  $T_{\text{controller}}$  are added together
  - These are two of our potentially largest delays
  - Adding them together will almost surely be the maximum
  - How could this path be broken up so that we separate the ALU and controller's delays?

Autumn 2006

CSE370 - X - Computer Organization

70

## Other factors in estimating performance

- Off-chip communication is much slower than on-chip
  - $T_{wires}$  can't always be ignored
  - Try to keep communicating elements on one chip
  - Separate onto separate chips at clock boundaries
- Add registers to data-path to separate long propagation delays into smaller pieces
  - Adds more cycles to operations
  - But each cycle is smaller
  - Which is better?
    - more numerous cycles of simple and fast operations
    - fewer cycles of complex and slow operations
- This is what computer architecture is about – see CSE 378