



Tracing an instruction's execution (LW)

Step 1: $IR \leftarrow mem[PC]; PC \leftarrow PC + 1;$




Tracing an instruction's execution (LW cont'd)

Step 2: Instruction propagates through controller



Tracing an instruction's execution (LW cont'd)

Step 3: $ALUoutReg \leftarrow regfile[rs] + offset;$




Winter 2005

CSE370 - XI - Computer Organization

3

Tracing an instruction's execution (LW cont'd)

Step 4: $MBR \leftarrow mem[ALUoutReg];$




Winter 2005

CSE370 - XI - Computer Organization

4

Tracing an instruction's execution (LW cont'd)

Step 5: $\text{regfile}[rt] \leftarrow \text{MBR}$;



Winter 2005

CSE370 - XI - Computer Organization

5

Controller signals for all cycles (LW cont'd)

Control signals for:	Fetch	Decode	LW1	LW2	LW3
$\text{PCmaEN} =$	1	0			
$\text{ALUaEN} =$	0	0			
$\text{RegBmdEN} =$	0	0			
$\text{mr} =$	1	X			
$\text{mw} =$	0	0			
$\text{IRld} =$	1	0			
$\text{MBRld} =$	X	X			
$\text{srcA} =$	"PC"	X			
$\text{srcB} =$	"1"	X			
$\text{op} =$	"+"	X			
$\text{regWrite} =$	0	0			
$\text{wrDataSel} =$	X	X			
$\text{wrRegSel} =$	X	X			
$\text{PCld} =$	1	0			
$\text{PCsel} =$	1	X			

Winter 2005

CSE370 - XI - Computer Organization

6