#### Overview

- Last lecture
  - Adders
- Today
  - Verilog
    - ✓ Structural constructs
    - **∠** Describing combinational circuits

CSE370, Lecture 12

# Ways of specifying circuits

- Schematics
  - Structural description
  - Describe circuit as interconnected elements
     Build complex circuits using hierarchy **∠** Large circuits are unreadable
- HDLs
  - Hardware description languages

    - ✓ Not programming languages✓ Parallel languages tailored to digital design
  - Synthesize code to produce a circuit

CSE370, Lecture 12

# Hardware description languages (HDLs)

- ◆ Abel (~1983)
  - Developed by Data-I/O
  - Targeted to PLDs
  - Limited capabilities (can do state machines)
- ◆ Verilog (~1985)
  - Developed by Gateway (now part of Cadence)
  - Similar to C
  - Moved to public domain in 1990
- ◆ VHDL (~1987)
  - DoD sponsored
  - Similar to Ada

CSE370, Lecture 12


# Verilog versus VHDL

- ◆ Both "IEEE standard" languages
- Most tools support both
- ◆ Verilog is "simpler"
  - Less syntax, fewer constructs
- VHDL is more structured
  - Can be better for large, complex systems
  - Better modularization

CSE370, Lecture 12

#### Simulation versus synthesis

- Simulation
  - "Execute" a design to verify correctness
- Synthesis
  - Generate a netlist from HDL code



CSE370, Lecture 12

# Simulation versus synthesis (con't)

- Simulation

  - Models what a circuit does

    ✓ Multiply is "\*", ignoring implementation options

     Can include static timing

  - Allows you to test design options
- Synthesis
  - Converts your code to a netlist

  - Tools map your netlist to hardware
- Verilog and VHDL simulate and synthesize
  - CSE370: Learn simulation
  - CSE467: Learn synthesis

CSE370, Lecture 12


# Simulation

- You provide an environment
  - Using non-circuit constructs

    ✓ Read files, print, control simulation

  - Using Verilog simulation code ∠ A "test fixture"

Note: We will ignore timing and test benches until next Verilog lecture



CSE370, Lecture 12

Levels of abstraction

- Verilog supports 4 description levels
  - Switch
  - Gate
  - structural Dataflow
  - Algorithmic >> behavioral
- ◆ Can mix & match levels in a design
- Designs that combine dataflow and algorithmic constructs and synthesis are called RTL
  - Register Transfer Level

CSE370, Lecture 12

### Structural versus behavioral Verilog

- Structural
  - Describe explicit circuit elements
  - Describe explicit connections between elements
     Connections between logic gates
  - Just like schematics, but using text
- Behavioral
  - Describe circuit as algorithms/programs
  - Many possible circuits could have same behavior
    - ☑ Different implementations of a Boolean function

CSE370, Lecture 12

### Verilog tips

- ◆ Do not write C-code
  - Think hardware, not algorithms


    - ✔ Verilog is inherently parallel
      ✔ Compilers don't map algorithms to circuits well
- Do describe hardware circuits
  - First draw a dataflow diagram
  - Then start coding
- References
  - Tutorial and reference manual are found in ActiveHDL help
  - And in today's reading assignment
  - "Starter's Guide to Verilog 2001" by Michael Ciletti copies for borrowing in hardware lab

CSE370, Lecture 12 10

#### Basic building blocks: Modules

- Instanced into a design
  - ✓ Never called
- Illegal to nest module defs.
- Modules execute in parallel Names are case sensitive
- // for comments
- Name can't begin with a number
- Use wires for connections
- and, or, not are keywords
- All keywords are lower case Gate declarations (and, or, etc)
  - ∠ List outputs first

CSE370, Lecture 12



```
// first simple example
module smpl (X,Y,A,B,C);
  input A,B,C;
    output X,Y;
   wire E and g1(E,A,B);
   not g2(Y,C);
or g3(X,E,Y);
endmodule
```

11

#### Modules are circuit components

- Module has ports
- ∠ A,B,C,X,Y in example
- Port types
  - **∠** input
  - **∠** output
  - **∠** inout (tristate)
- Use assign statements for Boolean expressions
  - **∠** and ⇔ &
- ¥ not ⇔ ~



endmodule

CSE370, Lecture 12

12

#### Structural Verilog module xor\_gate (out,a,b); input a.b: output out; 8 basic gates (keywords): abar, bbar, t1, t2; wire and, or, nand, nor inva (abar,a); buf, not, xor, xnor not invb (bbar,b); and1 (t1,abar,b); and2 (t2,bbar,a); and or1 (out,t1,t2); endmodule CSE370, Lecture 12 13

```
Behavioral Verilog

Describe circuit behavior
Not implementation

A Adder
Cin
Sum
Cout

Module full_addr (Sum,Cout,A,B,Cin);
input A, B, Cin;
output Sum, Cout;
assign {Cout, Sum} = A + B + Cin;
endmodule

{Cout, Sum} is a concatenation
```

```
Behavioral 4-bit adder
module add4 (SUM, OVER, A, B);
  input [3:0] A;
input [3:0] B;
  output [3:0] SUM;
  output OVER;
  assign {OVER, SUM[3:0]} = A[3:0] + B[3:0];
"[3:0] A" is a 4-wire bus labeled "A" Bit 3 is the MSB
 Bit 0 is the LSB
Can also write "[0:3] A"
                                Buses are implicitly connected
  Bit 0 is the MSB
                                     If you write BUS[3:2], BUS[1:0]
  Bit 3 is the LSB
                                     They become part of BUS[3:0]
CSE370, Lecture 12
                                                                   15
```

# Numbers Format: <si

- ◆ Format: <sign><size><base format><number>
- 14
  - Decimal number
- → -4′b11
  - 4-bit 2's complement binary of 0011 (is 1101)
- 12′b0000\_0100\_0110
  - 12 bit binary number (\_ is ignored)
- ◆ 3′h046
  - 3-digit (12-bit) hexadecimal number
- Verilog values are unsigned
  - C[4:0] = A[3:0] + B[3:0]; **L** if A = 0110 (6) and B = 1010(-6), then C = 10000 (*not* 00000) **L** B is zero-padded, *not* sign-extended

CSE370, Lecture 12 17

#### Operators

Verilog Operator	Name	Functional Group
0 :	bit-select or part-select	
0	parenthesis	
1	logical negation	Logical
-	negation	Bit-wise
a I	reduction AND	Reduction
	reduction OR	Reduction
-&	reduction NAND	Reduction
-1	reduction NOR	Reduction
Α'	reduction XOR	Reduction
-v ot v-	reduction XNOR	Reduction
+	unary (sign) plus	Arithmetic
-	unary (sign) minus	Arithmetic
{}	concatenation	Concatenation
{( })	replication	Replication
	multiply	Arithmetic
/	divide	Arithmetic
%	modulus	Arithmetic
+	binary plus	Arithmetic
	binary minus	Arithmetic
<<	shift left	Shift
>>	shift right	Shift

> >= < <=	greater than greater than or equal to less than less than or equal to	Relational Relational Relational Relational
 I=	logical equality logical inequality	Equality Equality
 !	case equality case inequality	Equality Equality
&	bit-wise AND	Bit-wise
^- or -^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise
1	bit-wise OR	Bit-wise
88	logical AND	Logical
111	logical OR	Logical
7:	conditional	Conditional

Similar to C operators

CSE370, Lecture 12 18

#### Continuous assignment Assignment is continuously evaluated Corresponds to a logic gate Assignments execute in parallel Boolean operators (~ for bit-wise negation) assign A = X | (Y & ~Z); bits can assume four values (0, 1, X, Z) <u>assign</u> B[3:0] = 4'b01XX; ← variables can be n-bits wide (MSB:LSB) <u>assign</u> C[15:0] = 4'h00ff; ← assign #3 {Cout, Sum[3:0]} = A[3:0] + B[3:0] + Cin; arithmetic operator Gate delay (used by simulator) multiple assignment (concatenation) CSE370, Lecture 12

```
Example: A comparator

module Comparel (Equal, Alarger, Blarger, A, B);
input A, B;
output Equal, Alarger, Blarger;
assign Equal = (A & B) | (~A & ~B);
assign Alarger = (A & ~B);
assign Blarger = (~A & B);
endmodule

Top-down design and bottom-up design are both okay

⇒ module ordering doesn't matter
⇒ because modules execute in parallel
```

```
Functions

    Use functions for complex combinational logic

module and_gate (out, in1, in2);
input in1, in2;
  output
   assign out = myfunction(in1, in2);
   function myfunction;
    input in1, in2;
    begin
      myfunction = in1 & in2;
   endfunction
                                Functions force a result
endmodule
                                ⇒ Compiler will fail if function
                                   does not generate a result
CSE370, Lecture 12
                                                                 22
```

# Summary of two-level combinational-logic

- Logic functions and truth tables
  - AND, OR, Buf, NOT, NAND, NOR, XOR, XNOR
  - Minimal set
- Axioms and theorems of Boolean algebra
  - Proofs by re-writing
  - Proofs by perfect induction (fill in truth table)
- Gate logic
  - Networks of Boolean functions
  - NAND/NOR conversion and de Morgan's theorem
- Canonical forms
  - Two-level forms
  - Incompletely specified functions (don't cares)
- Simplification
  - Two-level simplification (K-maps)

CSE370, Lecture 12

23

### Solving combinational design problems

- ◆ Step 1: Understand the problem
  - Identify the inputs and outputs
  - Draw a truth table
- ◆ Step 2: Simplify the logic
  - Draw a K-map
  - Write a simplified Boolean expression

    ✓ SOP or POS

    ✓ Use don't cares
- Step 3: Implement the design
  - Logic gates and/or Verilog

CSE370, Lecture 12

24