

## Overview

### Last lecture


- "Switching-network" logic blocks
  - Multiplexers/selectors
  - Demultiplexers/decoders
- Programmable logic devices (PLDs)
  - Regular structures for 2-level logic

### Today

- PLDs
  - PLAs
  - PALs
- ROMs
- Tristates
- Design examples

## Short-hand notation


- Draw multiple wires as a single wire or bus
- x signifies a connection



## Programmable logic (PLAs & PALs)

### Concept: Large array of uncommitted AND/OR gates


- Actually NAND/NOR gates
- You program the array by making or breaking connections
  - Programmable block for sum-of-products logic



## PLA example


- $F1 = ABC$
- $F2 = A + B + C$
- $F3 = A' B' C'$
- $F4 = A' + B' + C'$
- $F5 = A \text{ xor } B \text{ xor } C$
- $F6 = A \text{ xnor } B \text{ xnor } C$

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	0	1	1	0	0
0	0	1	0	1	0	1	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	0	1	0	1	0	0
1	1	1	1	1	0	0	1	1




## Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections




## PLAs versus PALs

- We've been looking at PLAs
  - Fully programmable AND / OR arrays
    - Can share AND terms
- Programmable array logic (PAL)
  - Programmable AND array
  - OR array is prewired
    - No sharing ANDs
    - Cheaper and faster than PLAs



### Example: BCD to Gray code converter

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	0	0
0	1	1	0	1	0	1	1
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X




### Compare implementations

- ◆ PLA:
  - No shared logic terms in this example
  - 10 decoded functions (10 AND gates)
- ◆ PAL:
  - Z requires 4 product terms
  - ↳ 16 decoded functions (16 AND gates)
  - ↳ 6 unused AND gates
- ◆ This decoder is a poor candidate for PLAs/PALs
  - 10 of 16 possible inputs are decoded
  - No sharing among AND terms
- ◆ Better option?
  - Yes — a ROM


### Example (con't): Wire a PLA

Minimized functions:  
 $W = A + BC + BD$   
 $X = BC'$   
 $Y = B + C$   
 $Z = A'B'C'D + BCD + AD' + B'CD'$



### Read-only memories (ROMs)


- ◆ Two dimensional array of stored 1s and 0s
  - Input is an address  $\Rightarrow$  ROM decodes all possible input addresses
  - Stored row entry is called a "word"
  - ROM output is the decoded word



### Example: Wire a PAL


Minimized functions:  
 $W = A + BC + BD$   
 $X = BC'$   
 $Y = B + C$   
 $Z = A'B'C'D + BCD + AD' + B'CD'$

What do we do with the unused AND gates?



### ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit



## Two-level combinational logic using a ROM

### ◆ Use a ROM to directly store a truth table


- No need to minimize logic
- Example:
 
$$F_0 = A'B'C + AB'C + AB'C$$

$$F_1 = A'B'C + A'BC + ABC$$

$$F_2 = A'B'C + A'BC + AB'C$$

$$F_3 = A'BC + AB'C + ABC$$

A	B	C	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>
0	0	0	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	1	0	0
0	1	1	0	0	0	1
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0





You specify whether to store 1 or 0 in each location in the ROM

## Example: BCD to 7-segment display controller

### ◆ The problem

- Input is a 4-bit BCD digit (A, B, C, D)
- Need signals to drive a display (7 outputs C<sub>0</sub> – C<sub>6</sub>)



## ROMs versus PLAs/PALs

### ◆ ROMs

- Benefits
  - ↳ Quick to design, simple, dense
- Limitations
  - ↳ Size doubles for each additional input
  - ↳ Can't exploit don't cares

### ◆ PLAs/PALs

- Benefits
  - ↳ Logic minimization reduces size
- Limitations
  - ↳ PAL OR-plane has hard-wired fan-in

### ◆ Another answer: Field programmable gate arrays

- Learn about in 467

## Formalize the problem

### ◆ Truth table

- Many don't cares

### ◆ Choose implementation target

- If ROM, we are done
- Don't cares imply PAL/PLA may be good choice

### ◆ Implement design

- Minimize the logic
- Map into PAL/PLA


A	B	C	D	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	0	0	0	1
0	1	0	0	0	1	1	0	0	0	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	-	-	-	-	-	-	-	-
1	1	-	-	-	-	-	-	-	-	-

## Loose end: Tristates

### ◆ Tristate buffers have a control input

- Enabled: Buffer works normally
- Disabled: Buffer output is disconnected

### 2:1 Tristate Mux




```

module muxtri (In1, In2, Sel, OUT);
    input In1, In2, Sel;
    output OUT;
    tri OUT;
    bufif1 (OUT, In1, Sel);
    bufif0 (OUT, In2, Sel);
endmodule
    
```

## Sum-of-products implementation


### ◆ 15 unique product terms if we minimize individually




$C_0 = A + B D + C + B' D'$   
 $C_1 = C' D + C D + B'$   
 $C_2 = B + C' + D$   
 $C_3 = B' D' + C D' + B C' D + B' C$   
 $C_4 = B' D + C D'$   
 $C_5 = A + C' D' + B D' + B C'$   
 $C_6 = A + C D' + B C' + B' C$

## Better SOP implementation

- Can do better than 15 product terms
  - Share terms among outputs  $\Rightarrow$  only 9 unique product terms
  - Each term not necessarily minimized



$$\begin{aligned} C0 &= A + BD + C + B'D' \\ C1 &= C'D' + CD + B' \\ C2 &= B + C' + D \\ C3 &= B'D' + C'D' + BC'D + B'C \\ C4 &= B'D' + CD' \\ C5 &= A + C'D' + BD' + BC' \\ C6 &= A + C'D' + BC' + B'C \end{aligned}$$




$$\begin{aligned} C0 &= BC'D + CD + B'D' + BCD' + A \\ C1 &= B'D + C'D' + CD + B'D' \\ C2 &= B'D + BC'D + C'D' + CD + BCD' \\ C3 &= BC'D + B'D + B'D' + BCD' \\ C4 &= B'D' + CD' \\ C5 &= BC'D + C'D' + A + BCD' \\ C6 &= B'C + BC' + BCD' + A \end{aligned}$$

## Formalize the problem and solve


C0	C1	C2	A	B	F
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	0	1	1
0	1	0	1	0	1
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	1
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

Implementation choice:  
multiplexer with discrete gates




## PLA implementation

$$\begin{aligned} C0 &= BC'D + CD + B'D' + BCD' + A \\ C1 &= B'D + C'D' + CD + B'D' \\ C2 &= B'D + BC'D + C'D' + CD + BCD' \\ C3 &= BC'D + B'D + B'D' + BCD' \\ C4 &= B'D' + CD' \\ C5 &= BC'D + C'D' + A + BCD' \\ C6 &= B'C + BC' + BCD' + A \end{aligned}$$



## Pal Feature: Tri-stated outputs




## Example: Logical function unit

- Multipurpose functional block
  - 3 control inputs (C) specify function
  - 2 data inputs (operands) A and B
  - 1 output (same bit-width as input operands)


C0	C1	C2	Function	Comments
0	0	0	1	always 1
0	0	1	A + B	logical OR
0	1	0	(A • B)'	logical NAND
0	1	1	A xor B	logical xor
1	0	0	A xnor B	logical xnor
1	0	1	A • B	logical AND
1	1	0	(A + B)'	logical NOR
1	1	1	0	always 0

3 control inputs: C0, C1, C2  
2 data inputs: A, B  
1 output: F

## Pal Feature: Individually Tri-stated outputs




## Pal Feature: Feedback terms



CSE370, Lecture 10

25


## Pal Feature: Registered outputs



CSE370, Lecture 10

26

## Pal Feature: Registers with bypass multiplexers



CSE370, Lecture 10

27