

Overview

◆ Last lecture

- "Switching-network" logic blocks
 - ↳ Multiplexers/selectors
 - ↳ Demultiplexers/decoders
- Programmable logic devices (PLDs)
 - ↳ Regular structures for 2-level logic

◆ Today

- PLDs
 - ↳ PLAs
 - ↳ PALS
- ROMs
- Tristates
- Design examples


CSE370, Lecture 10

1

Short-hand notation


- Draw multiple wires as a single wire or bus
- \times signifies a connection

Before Programming



CSE370, Lecture 10


After Programming



4

Programmable logic (PLAs & PALS)

- Concept: Large array of uncommitted AND/OR gates
 - Actually NAND/NOR gates
 - You program the array by making or breaking connections
 - ↳ Programmable block for sum-of-products logic



CSE370, Lecture 10

2

PLA example


- F1 = ABC
- F2 = A + B + C
- F3 = A' B' C'
- F4 = A' + B' + C'
- F5 = A xor B xor C
- F6 = A xnor B xnor C

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	0	1	1	0	0
0	0	1	0	1	0	1	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	0	1	0	1	0	0
1	1	1	1	1	0	0	1	1

CSE370, Lecture 10


5

Think of as a memory-address decoder



Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections



CSE370, Lecture 10

3


PLAs versus PALS

◆ We've been looking at PLAs

- Fully programmable AND / OR arrays
- Can share AND terms

◆ Programmable array logic (PAL)


- Programmable AND array
- OR array is prewired
 - No sharing ANDs
 - ↳ Cheaper and faster than PLAs



CSE370, Lecture 10

6

Example: BCD to Gray code converter



CSE370, Lecture 10

7

Compare implementations

- ◆ PLA:
 - No shared logic terms in this example
 - 10 decoded functions (10 AND gates)
- ◆ PAL:
 - Z requires 4 product terms
 - ↳ 16 decoded functions (16 AND gates)
 - ↳ 6 unused AND gates
- ◆ This decoder is a poor candidate for PLAs/PALs
 - 10 of 16 possible inputs are decoded
 - No sharing among AND terms
- ◆ Better option?
 - Yes — a ROM

CSE370, Lecture 10

10

Example (con't): Wire a PLA


Minimized functions:

$$W = A + BC + BD$$

$$X = BC'$$

$$Y = B + C$$

$$Z = A'B'CD + BCD + AD' + B'CD'$$




CSE370, Lecture 10

8

Read-only memories (ROMs)

- ◆ Two dimensional array of stored 1s and 0s
 - Input is an address \Rightarrow ROM decodes all possible input addresses
 - Stored row entry is called a "word"
 - ROM output is the decoded word



CSE370, Lecture 10

11

Example: Wire a PAL

Minimized functions:


$$W = A + BC + BD$$

$$X = BC'$$

$$Y = B + C$$

$$Z = A'B'CD + BCD + AD' + B'CD'$$

What do we do with the unused AND gates?




CSE370, Lecture 10

9

ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit



CSE370, Lecture 10


12

Two-level combinational logic using a ROM

- Use a ROM to directly store a truth table

- No need to minimize logic
- Example:
 $F_0 = A'B'C + AB'C' + ABC'$
 $F_1 = A'B'C + A'BC' + ABC$
 $F_2 = A'BC' + A'B'C + AB'C'$
 $F_3 = A'BC + AB'C' + ABC$

A	B	C	F ₀	F ₁	F ₂	F ₃
0	0	0	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	0
1	0	0	0	0	1	0
1	0	1	0	1	1	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0




CSE370, Lecture 10

13

Example: BCD to 7-segment display controller

- The problem

- Input is a 4-bit BCD digit (A, B, C, D)
- Need signals to drive a display (7 outputs C0 – C6)



08234
56889

CSE370, Lecture 10

16

ROMs versus PLAs/PALs

- ROMs

- Benefits
 - Quick to design, simple, dense
- Limitations
 - Size doubles for each additional input
 - Can't exploit don't cares

- PLAs/PALs

- Benefits
 - Logic minimization reduces size
- Limitations
 - PAL OR-plane has hard-wired fan-in

- Another answer: Field programmable gate arrays

- Learn about in 467

CSE370, Lecture 10

14

Formalize the problem

- Truth table

- Many don't cares

- Choose implementation target

- If ROM, we are done
- Don't cares imply PAL/PLA may be good choice

- Implement design

- Minimize the logic
- Map into PAL/PLA

A	B	C	D	C0	C1	C2	C3	C4	C5	C6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	0	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	1	0	1
0	1	0	1	1	0	1	1	1	0	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	—	—	—	—	—	—	—	—
1	1	—	—	—	—	—	—	—	—	—

CSE370, Lecture 10


17

Loose end: Tristates

- Tristate buffers have a control input

- Enabled: Buffer works normally
- Disabled: Buffer output is disconnected

2:1 Tristate Mux



```
module muxtri (In1, In2, Sel, OUT);
  input In1, In2, Sel;
  output OUT;
  tri OUT;
  bufif1 (OUT, In1, Sel);
  bufif0 (OUT, In2, Sel);
endmodule
```

CSE370, Lecture 10

15

Sum-of-products implementation

- 15 unique product terms if we minimize individually

$$C_0 = A + B \cdot D + C + B' \cdot D'$$

$$C_1 = C' \cdot D' + C \cdot D + B'$$

$$C_2 = B + C + D$$

$$C_3 = B' \cdot D' + C \cdot D' + B \cdot C' \cdot D + B' \cdot C$$

$$C_4 = B' \cdot D' + C \cdot D'$$

$$C_5 = A + C \cdot D' + B \cdot D' + B \cdot C'$$

$$C_6 = A + C \cdot D' + B \cdot C' + B' \cdot C$$


CSE370, Lecture 10

18


Better SOP implementation

- Can do better than 15 product terms

- Share terms among outputs \Rightarrow only 9 unique product terms
- Each term not necessarily minimized



$$\begin{aligned}C0 &= A + BD + C + B'D' \\C1 &= B'D + CD + B' \\C2 &= B + C' + D \\C3 &= B'D' + CD' + BC'D + B'C \\C4 &= B'D' + CD' \\C5 &= A + C'D' + BD' + BC' \\C6 &= A + CD' + BC' + B'C\end{aligned}$$



$$\begin{aligned}C0 &= BC'D + CD + B'D' + BCD' + A \\C1 &= B'D + CD' + CD + B'D' \\C2 &= B'D + BCD' + CD' + CD + BCD' \\C3 &= BC'D + BD + B'D' + BCD' \\C4 &= B'D' + BCD' \\C5 &= BC'D + CD' + A + BCD' \\C6 &= B'C + BC' + BCD' + A\end{aligned}$$


CSE370, Lecture 10

19

Formalize the problem and solve

C0	C1	C2	A	B	F
0	0	0	0	1	1
0	0	0	0	0	1
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	0	0	0	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	0
1	1	0	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0


Implementation choice:
multiplexer with discrete gates



22

PLA implementation


$$\begin{aligned}C0 &= BCD + CD + B'D' + BCD' + A \\C1 &= B'D + CD' + CD + B'D' \\C2 &= B'D + BCD + CD' + CD + BCD' \\C3 &= BCD + B'D + B'D' + BCD' \\C4 &= B'D' + BCD' \\C5 &= BCD + CD' + A + BCD' \\C6 &= B'C + BC' + BCD' + A\end{aligned}$$



CSE370, Lecture 10

20

Pal Feature: Tri-stated outputs



CSE370, Lecture 10

23

Example: Logical function unit

- Multipurpose functional block

- 3 control inputs (**C**) specify function
- 2 data inputs (operands) **A** and **B**
- 1 output (same bit-width as input operands)


C0	C1	C2	Function	Comments
0	0	0	1	always 1
0	0	1	$A + B$	logical OR
0	1	0	$(A \cdot B)'$	logical NAND
0	1	1	$A \oplus B$	logical xor
1	0	0	$A \oplus B$	logical xnor
1	0	1	$A \cdot B$	logical AND
1	1	0	$(A + B)'$	logical NOR
1	1	1	0	always 0

3 control inputs: C0, C1, C2
2 data inputs: A, B
1 output: F

CSE370, Lecture 10

21


Pal Feature: Individually Tri-stated outputs



CSE370, Lecture 10

24


Pal Feature: Feedback terms



CSE370, Lecture 10

25


Pal Feature: Registered outputs



CSE370, Lecture 10

26

Pal Feature: Registers with bypass multiplexers



CSE370, Lecture 10

27