

## Overview

### ◆ Last lecture

- "Switching-network" logic blocks
  - ↳ Multiplexers/selectors
  - ↳ Demultiplexers/decoders
- Programmable logic devices (PLDs)
  - ↳ Regular structures for 2-level logic

### ◆ Today

- PLDs
  - ↳ PLAs
  - ↳ PALs
- ROMs
- Tristates
- Design examples


CSE370, Lecture 12

1

## Programmable logic (PLAs & PALs)

### ◆ Concept: Large array of uncommitted AND/OR gates

- Actually NAND/NOR gates
- You program the array by making or breaking connections
  - ↳ Programmable block for sum-of-products logic




CSE370, Lecture 12

2

## Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections




CSE370, Lecture 12

3

## Short-hand notation


- Draw multiple wires as a single wire or bus
- $\times$  signifies a connection

Before Programming



CSE370, Lecture 12

After Programming




4

## PLA example

$$\begin{array}{l} F_1 = ABC \\ F_2 = A + B + C \\ F_3 = A'B'C' \\ F_4 = A' + B' + C' \\ F_5 = A \text{ xor } B \text{ xor } C \\ F_6 = A \text{ xnor } B \text{ xnor } C \end{array}$$

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	0	1	1	0	0
0	0	1	0	1	0	1	1	1
0	1	0	0	1	0	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	0	1	0	1	0	0
1	1	1	1	1	0	0	1	1

CSE370, Lecture 12




5

## PLAs versus PALs

- ◆ We've been looking at PLAs
  - Fully programmable AND / OR arrays
    - ↳ Can share AND terms

### ◆ Programmable array logic (PAL)


- Programmable AND array
- OR array is prewired
  - ↳ No sharing ANDs
  - ↳ Cheaper and faster than PLAs



CSE370, Lecture 12

6

### Example: BCD to Gray code converter




CSE370, Lecture 12

7

### Example (con't): Wire a PLA

Minimized functions:


- W = A + BC + BD
- X = BC'
- Y = B + C
- Z = A'B'CD + BCD' + AD' + B'CD'



CSE370, Lecture 12

8

### Example: Wire a PAL



CSE370, Lecture 12

9

### Compare implementations


- ◆ PLA:
  - No shared logic terms in this example
  - 10 decoded functions (10 AND gates)
- ◆ PAL:
  - Z requires 4 product terms
    - ↳ 16 decoded functions (16 AND gates)
    - ↳ 6 unused AND gates
- ◆ This decoder is a poor candidate for PLAs/PALs
  - 10 of 16 possible inputs are decoded
  - No sharing among AND terms
- ◆ Better option?
  - Yes — a ROM

CSE370, Lecture 12

10

### Read-only memories (ROMs)

- ◆ Two dimensional array of stored 1s and 0s
  - Input is an address  $\Rightarrow$  ROM decodes all possible input addresses
  - Stored row entry is called a "word"
  - ROM output is the decoded word




CSE370, Lecture 12

11

### ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit




CSE370, Lecture 12

12




## Better SOP implementation

- ◆ Can do better than 15 product terms
  - Share terms among outputs  $\Rightarrow$  only 9 unique product terms
  - Each term not necessarily minimized



$$\begin{aligned} C_0 &= A + BD + C + B'D' \\ C_1 &= CD' + CD + B' \\ C_2 &= B + C' + D \\ C_3 &= B'D' + CD' + BC'D + B'C \\ C_4 &= B'D' + CD' \\ C_5 &= BC'D + CD' + A + BCD' \\ C_6 &= A + CD' + BD' + BC' \\ C_7 &= A + CD' + BC + B'C \end{aligned}$$




$$\begin{aligned} C_0 &= BC'D + CD + B'D' + BCD' + A \\ C_1 &= BD' + CD' + CD + B'D' \\ C_2 &= BD' + BCD' + CD' + CD + BCD' \\ C_3 &= BCD + B'D + B'D' + BCD' \\ C_4 &= B'D' + BCD' \\ C_5 &= BCD + CD' + A + BCD' \\ C_6 &= BC + BC' + BCD' + A \\ C_7 &= BC + BC' + BCD' \end{aligned}$$

CSE370, Lecture 12

19

## PLA implementation

$$\begin{aligned} C_0 &= BC'D + CD + B'D' + BCD' + A \\ C_1 &= BD' + CD' + CD + B'D' \\ C_2 &= BD' + BCD' + CD' + CD + BCD' \\ C_3 &= BCD + B'D + B'D' + BCD' \\ C_4 &= B'D' + BCD' \\ C_5 &= BC'D + CD' + A + BCD' \\ C_6 &= BC + BC' + BCD' + A \\ C_7 &= BC + BC' + BCD' \end{aligned}$$



CSE370, Lecture 12

20

## Example: Logical function unit

- ◆ Multipurpose functional block
  - 3 control inputs (**C**) specify function
  - 2 data inputs (operands) **A** and **B**
  - 1 output (same bit-width as input operands)

<b>C0</b>	<b>C1</b>	<b>C2</b>	Function	Comments
0	0	0	1	always 1
0	0	1	$A + B$	logical OR
0	1	0	$(A \cdot B)'$	logical NAND
0	1	1	$A \text{ xor } B$	logical xor
1	0	0	$A \text{ xnor } B$	logical xnor
1	0	1	$A \cdot B$	logical AND
1	1	0	$(A + B)'$	logical NOR
1	1	1	0	always 0

CSE370, Lecture 12


21

## Formalize the problem and solve

<b>C0</b>	<b>C1</b>	<b>C2</b>	<b>A</b>	<b>B</b>	<b>F</b>
0	0	0	0	0	1
0	0	0	0	1	1
0	0	1	0	0	1
0	0	1	0	1	1
0	1	0	0	0	0
0	1	0	0	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

CSE370, Lecture 12

Implementation choice:  
multiplexer with discrete gates



22