

Overview


- ◆ Last lecture
 - "Switching-network" logic blocks
 - ☑ Multiplexers/selectors
 - ☑ Demultiplexers/decoders
 - Programmable logic devices (PLDs)
 - ☑ Regular structures for 2-level logic
- ◆ Today
 - PLDs
 - ☑ PLAs
 - ☑ PALs
 - ROMs
 - Tristates
 - Design examples

CSE370, Lecture 12

1

Programmable logic (PLAs & PALs)

- ◆ Concept: Large array of uncommitted AND/OR gates
 - Actually NAND/NOR gates
 - You program the array by making or breaking connections
 - ☑ Programmable block for sum-of-products logic




CSE370, Lecture 12

2

Programming the wire connections

- Fuse: Comes connected; break unwanted connections
- Anti-fuse: Comes disconnected; make wanted connections




CSE370, Lecture 12

3

Short-hand notation

- Draw multiple wires as a single wire or bus
- x signifies a connection




CSE370, Lecture 12

4

PLA example

- $F_1 = ABC$
 $F_2 = A + B + C$
 $F_3 = A' B' C'$
 $F_4 = A' + B' + C'$
 $F_5 = A \text{ xor } B \text{ xor } C$
 $F_6 = A \text{ xnor } B \text{ xnor } C$

A	B	C	F1	F2	F3	F4	F5	F6
0	0	0	0	1	1	0	0	0
0	0	1	0	1	0	1	1	1
0	1	0	1	0	1	1	1	1
0	1	1	0	1	0	1	0	0
1	0	0	1	0	1	1	1	1
1	0	1	0	1	0	1	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	1	0	0	1	1




CSE370, Lecture 12

5

PLAs versus PALs

- ◆ We've been looking at PLAs
 - Fully programmable AND / OR arrays
 - ☑ Can share AND terms
- ◆ Programmable array logic (PAL)
 - Programmable AND array
 - OR array is prewired
 - ☑ No sharing ANDs
 - ☑ Cheaper and faster than PLAs




CSE370, Lecture 12

6


Example: BCD to Gray code converter

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	0
1	1	1	0	1	1	0	0
1	1	1	1	1	1	0	0



Example (con't): Wire a PLA


Minimized functions:
 $W = A + BC + BD$
 $X = BC'$
 $Y = B + C$
 $Z = A'B'CD + BCD + AD' + B'CD'$



Example: Wire a PAL

Minimized functions:
 $W = A + BC + BD$
 $X = BC'$
 $Y = B + C$
 $Z = A'B'CD + BCD + AD' + B'CD'$

What do we do with the unused AND gates?




Compare implementations

- ◆ PLA:
 - No shared logic terms in this example
 - 10 decoded functions (10 AND gates)
- ◆ PAL:
 - Z requires 4 product terms
 - 16 decoded functions (16 AND gates)
 - 6 unused AND gates
- ◆ This decoder is a poor candidate for PLAs/PALs
 - 10 of 16 possible inputs are decoded
 - No sharing among AND terms
- ◆ Better option?
 - Yes — a ROM


Read-only memories (ROMs)

- ◆ Two dimensional array of stored 1s and 0s
 - Input is an address \Rightarrow ROM decodes all possible input addresses
 - Stored row entry is called a "word"
 - ROM output is the decoded word



ROM details

- Similar to a PLA but with a fully decoded AND array
- Completely flexible OR array (unlike a PAL)
- Extremely dense: One transistor per stored bit




Two-level combinational logic using a ROM

◆ Use a ROM to directly store a truth table

- No need to minimize logic
- Example:
 - $F_0 = A'B'C + AB'C' + ABC$
 - $F_1 = A'B'C + A'B'C + ABC$
 - $F_2 = A'B'C + A'B'C + AB'C'$
 - $F_3 = A'BC + AB'C' + ABC'$

A	B	C	F ₀	F ₁	F ₂	F ₃
0	0	0	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	1	0	0
0	1	1	0	0	1	0
1	0	0	1	0	1	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	1	0	1	0	0



You specify whether to store 1 or 0 in each location in the ROM

ROMs versus PLAs/PALs

◆ ROMs

- Benefits
 - ☛ Quick to design, simple, dense
- Limitations
 - ☛ Size doubles for each additional input
 - ☛ Can't exploit don't cares

◆ PLAs/PALs

- Benefits
 - ☛ Logic minimization reduces size
- Limitations
 - ☛ PAL OR-plane has hard-wired fan-in

◆ Another answer: Field programmable gate arrays


- Learn about in 467

Loose end: Tristates

◆ Tristate buffers have a control input

- Enabled: Buffer works normally
- Disabled: Buffer output is disconnected

2:1 Tristate Mux




```

module muxtri (In1, In2, Sel, OUT);
    input  In1, In2, Sel;
    output OUT;
    tri    OUT;
    bufif1 (OUT, In1, Sel);
    bufif0 (OUT, In2, Sel);
endmodule
    
```

Example: BCD to 7-segment display controller

◆ The problem

- Input is a 4-bit BCD digit (A, B, C, D)
- Need signals to drive a display (7 outputs C₀ – C₆)



Formalize the problem

◆ Truth table

- Many don't cares

A	B	C	D	C ₀	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	0	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	0	-	-	-	-	-	-	-
1	0	1	1	-	-	-	-	-	-	-
1	1	-	-	-	-	-	-	-	-	-

◆ Choose implementation target


- If ROM, we are done
- Don't cares imply PAL/PLA may be good choice

◆ Implement design

- Minimize the logic
- Map into PAL/PLA

Sum-of-products implementation

◆ 15 unique product terms if we minimize individually




```


C0 = A + B D + C + B' D'
C1 = C' D' + C D + B'
C2 = B + C' + D
C3 = B' D' + C D' + B C' D + B' C
C4 = B' D' + C D'
C5 = A + C' D' + B D' + B C'
C6 = A + C D' + B C' + B' C
    
```

Better SOP implementation

- Can do better than 15 product terms
 - Share terms among outputs \Rightarrow only 9 unique product terms
 - Each term not necessarily minimized




$$\begin{aligned}
 C_0 &= A + BD + C + B'D' \\
 C_1 &= CD' + CD + B' \\
 C_2 &= B + C + D \\
 C_3 &= B'D' + CD' + BC'D + B'C \\
 C_4 &= B'D' + CD' \\
 C_5 &= A + CD' + BD' + BC' \\
 C_6 &= A + CD' + BC' + B'C
 \end{aligned}$$



$$\begin{aligned}
 C_0 &= BCD + CD + B'D' + BCD' + A \\
 C_1 &= B'D + CD' + CD + B'D' \\
 C_2 &= B'D + BC'D + C'D' + CD + BCD' \\
 C_3 &= BCD + B'D + B'D' + BCD' \\
 C_4 &= B'D' + BCD' \\
 C_5 &= BCD + C'D' + A + BCD' \\
 C_6 &= B'C + BC' + BCD' + A
 \end{aligned}$$

PLA implementation

$$\begin{aligned}
 C_0 &= BCD + CD + B'D' + BCD' + A \\
 C_1 &= B'D + CD' + CD + B'D' \\
 C_2 &= B'D + BC'D + C'D' + CD + BCD' \\
 C_3 &= BCD + B'D + B'D' + BCD' \\
 C_4 &= B'D' + BCD' \\
 C_5 &= BCD + C'D' + A + BCD' \\
 C_6 &= B'C + BC' + BCD' + A
 \end{aligned}$$



Example: Logical function unit

- Multipurpose functional block
 - 3 control inputs (**C**) specify function
 - 2 data inputs (operands) **A** and **B**
 - 1 output (same bit-width as input operands)

C_0	C_1	C_2	Function	Comments
0	0	0	1	always 1
0	0	1	$A + B$	logical OR
0	1	0	$(A \cdot B)'$	logical NAND
0	1	1	$A \text{ xor } B$	logical xor
1	0	0	$A \text{ xnor } B$	logical xnor
1	0	1	$A \cdot B$	logical AND
1	1	0	$(A + B)'$	logical NOR
1	1	1	0	always 0

3 control inputs: C_0, C_1, C_2
 2 data inputs: A, B
 1 output: F

Formalize the problem and solve

C_0	C_1	C_2	A	B	F
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	0	1	1
0	1	0	1	0	1
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	0	0	1	0
1	0	0	1	0	0
1	0	0	1	1	1
1	0	1	0	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	0
1	1	1	1	0	0
1	1	1	1	1	0

Implementation choice:
multiplexer with discrete gates

