

Logic gates

- ◆ Last lecture
 - Boolean algebra
 - ▣ Axioms
 - ▣ Useful laws and theorems
 - ▣ Simplifying Boolean expressions
- ◆ Today's lecture
 - Logic gates and truth tables
 - Implementing logic functions
 - CMOS switches

CSE370, Lecture 4

1

Logic gates and truth tables

- ◆ AND $X \cdot Y$ XY


X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1
- ◆ OR $X + Y$


X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1
- ◆ NOT \bar{X} X'


X	Y
0	1
1	0
- ◆ Buffer X


X	Y
0	0
1	1

CSE370, Lecture 4

2

Logic gates and truth tables (con't)

- ◆ NAND $\overline{X \cdot Y}$ \overline{XY}


X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0
- ◆ NOR $\overline{X + Y}$


X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0
- ◆ XOR $X \oplus Y$


X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0
- ◆ XNOR $\overline{X \oplus Y}$


X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

CSE370, Lecture 4

3

Definitions


- ◆ Schematic: A drawing of interconnected gates
- ◆ Net: Wires at the same voltage (electrically connected)
- ◆ Netlist: A list of all the devices and connections in a schematic
- ◆ Fan-in: The # of inputs to a gate
- ◆ Fan-out: The # of loads the gate drives

CSE370, Lecture 4


4

Mapping Boolean expressions to logic gates

- ◆ Example: $F = (A \cdot B)' + C \cdot D$



- ◆ Example: $F = C \cdot (A + B)'$




CSE370, Lecture 4

5

Example: A binary full adder

- ◆ 1-bit binary adder

- Inputs: A, B, Carry-in
- Outputs: Sum, Carry-out



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = A'B'Cin + A'BCin' + AB'Cin' + ABCin$$

$$\text{Cout} = A'BCin + AB'Cin + ABCin' + ABCin$$


CSE370, Lecture 4

6

Full adder: Sum

Before Boolean minimization

$$\text{Sum} = A'B'C_{in} + A'BC_{in}' + AB'C_{in}' + ABC_{in}$$




CSE370, Lecture 4

7

After Boolean minimization


$$\text{Sum} = (A \oplus B) \oplus C_{in}$$



Full adder: Carry-out

Before Boolean minimization

$$\text{Cout} = A'B'C_{in} + AB'C_{in} + ABC_{in}' + ABC_{in}$$




CSE370, Lecture 4


8

After Boolean minimization

$$\text{Cout} = BC_{in} + AC_{in} + AB$$



Preview: A 2-bit ripple-carry adder



CSE370, Lecture 4

9


Mapping truth tables to logic gates

◆ Given a truth table

- Write the Boolean expression
- Minimize the Boolean expression
- Draw as gates

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$\begin{aligned} F &= A'BC' + A'BC + AB'C + ABC \\ &= A'B(C'+C) + AC(B'+B) \\ &= A'B + AC \end{aligned}$$




CSE370, Lecture 4

10

Many possible mappings

◆ Many ways to map expressions to gates

- Example: $Z = A \cdot B \cdot (C + D) = A \cdot B \cdot (C + D)$



CSE370, Lecture 4

11

What is the optimal gate realization?

◆ We use the axioms and theorems of Boolean algebra to "optimize" our designs

◆ Design goals vary

- Reduce the number of inputs?
- Reduce the number of gates?
- Reduce number of gate levels?

◆ How do we explore the tradeoffs?

- CAD tools
- Logic minimization: Reduce number of gates and complexity
- Logic optimization: Maximize speed and/or minimize power

CSE370, Lecture 4

12

Minimal set

- ◆ We can implement any logic function from NOT, NOR, and NAND

- Example: $(X \text{ and } Y) = \text{not } (X \text{ nand } Y)$

- ◆ In fact, we can do it with only NOR or only NAND

- NOT is just NAND or NOR with two identical inputs

X	Y	X nor Y	X	Y	X nand Y
0	0	1	0	0	1
1	1	0	1	1	0

- NAND and NOR are duals: Can implement one from the other
 - $X \text{ nand } Y = \text{not } ((\text{not } X) \text{ nor } (\text{not } Y))$
 - $X \text{ nor } Y = \text{not } ((\text{not } X) \text{ nand } (\text{not } Y))$


Most digital logic is CMOS

- ◆ CMOS technology


- Complementary Metal-Oxide Semiconductor
 - Transistors act as voltage-controlled switches



X	Y
0V	1.8V
1.8V	0V




Mark Bohr
Intel



Multi-input logic gates

- ◆ CMOS logic gates are inverting

- Get NAND, NOR, NOT
 - Don't get AND, OR, Buffer



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

