



Computer organization Computer design – an application of digital logic design procedures Computer = processing unit + memory system Processing unit = control + datapath Control = finite state machine inputs = machine instruction, datapath conditions outputs = register transfer control signals, ALU operation codes instruction interpretation = instruction fetch, decode, execute Datapath = functional units + registers functional units = ALU, multipliers, dividers, etc. registers = program counter, shifters, storage registers


CSE 370 - Winter 2000 - Computer Organizat











Instruction sequencing

- Example an instruction to add the contents of two registers (Rx and Ry) and place result in a third register (Rz)
- \blacksquare Step 1: get the ADD instruction from memory into an instruction register
- Step 2: decode instruction
 - I instruction in IR has the code of an ADD instruction
 - I register indices used to generate output enables for registers Rx and Ry
 - ${\rm I\hspace{-.07cm}I}$ register index used to generate load signal for register Rz
- Step 3: execute instruction
 - enable Rx and Ry output and direct to ALU
 - setup ALU to perform ADD operation
 - I direct result to Rz so that it can be loaded into register

CSE 370 - Winter 2000 - Computer Organization -

Instruction types

- Data manipulation
 - add, subtract
 - increment, decrement
 - multiply
 - shift, rotate
 - I immediate operands
- Data staging
 - load/store data to/from memory
 - I register-to-register move
- Control
 - I conditional/unconditional branches in program flow
 - I subroutine call and return

CSE 370 - Winter 2000 - Computer Organization -


Elements of the control unit (aka instruction unit)


- Standard FSM elements
 - state register
 - I next-state logic
 - output logic (datapath/control signalling)
 - I Moore or synchronous Mealy machine to avoid loops unbroken by FF
- Plus additional "control" registers
 - instruction register (IR)
 - I program counter (PC)
- Inputs/outputs
 - I outputs control elements of data path
 - I inputs from data path used to alter flow of program (test if zero)


CSE 370 - Winter 2000 - Computer Organization -

Instruction execution I Control state diagram (for each diagram) I reset I fetch instruction I decode I execute I Instructions partitioned into three classes I branch I load/store I register-to-register I Different sequence through diagram for each instruction type I mach Branch Register-to-Register Register-to-Register Instruction type

Data path (heirarchy) I Arithmetic circuits constructed in hierarchical and iterative fashion I each bit in datapath is functionally identical I 4-bit, 8-bit, 16-bit, 32-bit datapaths Ain FA Sum Cout Cout







Instruction path


- Program counter
 - I keeps track of program execution
 - I address of next instruction to read from memory
 - I may have auto-increment feature or use ALU
- Instruction register
 - current instruction
 - includes ALU operation and address of operand
 - also holds target of jump instruction
 - I immediate operands
- Relationship to data path
 - PC may be incremented through ALU
 - I contents of IR may also be required as input to ALU


CSE 370 - Winter 2000 - Computer Organization - 1


Data path (memory interface)


- Memory
 - I separate data and instruction memory (Harvard architecture)
 - I two address busses, two data busses
 - single combined memory (Princeton architecture)
 - I single address bus, single data bus
- Separate memory
 - ALU output goes to data memory input
 - ${\rm I\hspace{-.1em}I} \hspace{.1em} \text{register input from data memory output}$
 - I data memory address from instruction register
 - I instruction register from instruction memory output
 - I instruction memory address from program counter
- Single memory
 - address from PC or IR
 - I memory output to instruction and data registers
 - I memory input from ALU output


CSE 370 - Winter 2000 - Computer Organization - 1


























Register-transfer-level description

- I transfer data between registers by asserting appropriate control signals
- $\blacksquare \quad \text{Register transfer notation work from register to register}$
 - I instruction fetch:
 - I instruction decode:
 - IR to controller values of A and B read from register file (rs, rt)

 - I instruction execution: $op \leftarrow add s$ ion:

 - send regA into A input, regB into B input, add
 (srcA, srcB0, scrB1, op)

 - store result of add into destination register
 (regWrite, wrDataSel, wrRegSel)

CSE 370 - Winter 2000 - Computer Organization

Register-transfer-level description (cont'd)

- How many states are needed to accomplish these transfers?
 - data dependencies (where do values that are needed come from?)
 - resource conflicts (ALU, busses, etc.)
- In our case, it takes three cycles
 - one for each step
 - I all operation within a cycle occur between rising edges of the clock
- How do we set all of the control signals to be output by the state machine?
 - depends on the type of machine (Mealy, Moore, synchronous Mealy)

CSE 370 - Winter 2000 - Computer Organization - 28

Review of FSM timing here f its a Moore machine or asynchronous Mealy machine, e.g., the value of IRId s derived from the value of state bits, in this case, "fetch" fetch ᠕ step 1 step 2 step 3 rd ← A + B to configure the data-path to do this here. when do we set the control signals? here if its a synchronous Mealy machine, e.g., IRId = 1 in this state will not change the value of IRId until the next clock edge

FSM controller for CPU (skeletal Moore FSM) ■ First pass at deriving the state diagram (Moore or Mealy machine) I these will be further refined into sub-states instruction fetch instruction decode instruction execution CSE 370 - Winter 2000 - Computer Organ

FSM controller for CPU (skeletal sync. Mealy FSM) I First pass at deriving the state diagram (synchronous Mealy machine) I these will be further refined into sub-states reset up for instruction fetch instruction fetch CSE 370 - Winter 2000 - Computer Organization - 31

