
#### **Sequential logic**

- Sequential circuits
  - I simple circuits with feedback
  - I latches
  - edge-triggered flip-flops
- Timing methodologies
  - I cascading flip-flops for proper operation
  - clock skew
- Asynchronous inputs
  - I metastability and synchronization
- Basic registers
  - I shift registers

CSE 370 - Spring 2000 - Sequential Logic - 1


### **Sequential circuits**

- Circuits with feedback
  - outputs = f(inputs, past inputs, past outputs)
  - I basis for building "memory" into logic circuits
  - I door combination lock is an example of a sequential circuit
    - I state is memory
    - I state is an "output" and an "input" to combinational logic
    - I combination storage elements are also memory



#### **Circuits with feedback**


- How to control feedback?
  - I what stops values from cycling around endlessly




CSE 370 - Spring 2000 - Sequential Logic - 3

# Simplest circuits with feedback

- Two inverters form a static memory cell
  - I will hold value as long as it has power applied





- How to get a new value into the memory cell?
  - selectively break feedback path
  - I load new value into cell




### **Memory with cross-coupled gates**


- Cross-coupled NOR gates
  - similar to inverter pair, with capability to force output to 0 (reset=1) or 1 (set=1)






- Cross-coupled NAND gates
  - similar to inverter pair, with capability to force output to 0 (reset=0) or 1 (set=0)






CSE 370 - Spring 2000 - Sequential Logic - 5


# **Timing behavior**






#### State behavior or R-S latch

■ Truth table of R-S latch behavior




Q Q'



#### **Observed R-S latch behavior**


- Very difficult to observe R-S latch in the 1-1 state
  - I one of R or S usually changes first
- Ambiguously returns to state 0-1 or 1-0
  - I a so-called "race condition"
  - I or non-deterministic transition



CSE 370 - Spring 2000 - Sequential Logic - 9


### **R-S latch analysis**

■ Break feedback path



S R Q(t) Q(t+ $\Delta$ )

| 0 | 0 | 0 | 0 | hold        |  |
|---|---|---|---|-------------|--|
| 0 | 0 | 1 | 1 | noiu<br>-   |  |
| 0 | 1 | 0 | 0 | reset       |  |
| 0 | 1 | 1 | 0 | reset       |  |
| 1 | 0 | 0 | 1 | set         |  |
| 1 | 0 | 1 | 1 | _           |  |
| 1 | 1 | 0 | Х | not allowed |  |
| 1 | 1 | 1 | X |             |  |





|      |   | S |   |   |
|------|---|---|---|---|
|      | 0 | 0 | х | 1 |
| Q(t) | 1 | 0 | Х | 1 |
|      |   |   | R |   |

characteristic equation  $Q(t+\Delta) = S + R' Q(t)$ 

#### **Gated R-S latch**

- Control when R and S inputs matter
  - I otherwise, the slightest glitch on R or S while enable is low could cause change in value stored






CSE 370 - Spring 2000 - Sequential Logic - 11


#### **Clocks**


- Used to keep time
  - wait long enough for inputs (R' and S') to settle
  - I then allow to have effect on value stored
- Clocks are regular periodic signals
  - period (time between ticks)
  - I duty-cycle (time clock is high between ticks expressed as % of period)



#### Clocks (cont'd)

- Controlling an R-S latch with a clock
  - I can't let R and S change while clock is active (allowing R and S to pass)
  - I only have half of clock period for signal changes to propagate
  - I signals must be stable for the other half of clock period






CSE 370 - Spring 2000 - Sequential Logic - 13


### **Cascading latches**

- Connect output of one latch to input of another
- How to stop changes from racing through chain?
  - I need to be able to control flow of data from one latch to the next
  - I move one latch per clock period
  - I have to worry about logic between latches (arrows) that is too fast




#### **Master-slave structure**

- Break flow by alternating clocks (like an air-lock)
  - I use positive clock to latch inputs into one R-S latch
  - I use negative clock to change outputs with another R-S latch
- View pair as one basic unit
  - master-slave flip-flop
  - I twice as much logic
  - I output changes a few gate delays after the falling edge of clock but does not affect any cascaded flip-flops




### The 1s catching problem

- In first R-S stage of master-slave FF
  - 0-1-0 glitch on R or S while clock is high is "caught" by master stage
  - I leads to constraints on logic to be hazard-free



#### D flip-flop

- Make S and R complements of each other
  - eliminates 1s catching problem
  - can't just hold previous value (must have new value ready every clock period)
  - I value of D just before clock goes low is what is stored in flip-flop
  - I can make R-S flip-flop by adding logic to make D = S + R'Q





10 gates

CSE 370 - Spring 2000 - Sequential Logic - 17

# **Edge-triggered flip-flops**


- More efficient solution: only 6 gates
  - I sensitive to inputs only near edge of clock signal (not while high)





# Edge-triggered flip-flops (cont'd)

- Positive edge-triggered
  - I inputs sampled on rising edge; outputs change after rising edge
- Negative edge-triggered flip-flops
  - I inputs sampled on falling edge; outputs change after falling edge



#### **Timing methodologies**

- Rules for interconnecting components and clocks
  - I guarantee proper operation of system when strictly followed
- Approach depends on building blocks used for memory elements
  - I we'll focus on systems with edge-triggered flip-flops
    - I found in programmable logic devices
  - I many custom integrated circuits focus on level-sensitive latches
- Basic rules for correct timing:
  - (1) correct inputs, with respect to time, are provided to the flip-flops
  - I (2) no flip-flop changes state more than once per clocking event

CSE 370 - Spring 2000 - Sequential Logic - 21

### Timing methodologies (cont'd)


- Definition of terms
  - I clock: periodic event, causes state of memory element to change

can be rising edge or falling edge or high level or low level


I setup time: minimum time before the clocking event by which the


input must be stable (Tsu)

I hold time: minimum time after the clocking event until which the input must remain stable (Th)



there is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized






#### Comparison of latches and flip-flops (cont'd) When inputs are sampled When output is valid **Type** unclocked always propagation delay from input change latch level-sensitive clock high propagation delay from input change latch (Tsu/Th around falling or clock edge (whichever is later) edge of clock) master-slave clock high propagation delay from falling edge (Tsu/Th around falling of clock flip-flop edge of clock) clock hi-to-lo transition propagation delay from falling edge negative of clock edge-triggered (Tsu/Th around falling flip-flop edge of clock) CSE 370 - Spring 2000 - Sequential Logic - 24

### **Typical timing specifications**

- Positive edge-triggered D flip-flop
  - I setup and hold times
  - I minimum clock width
  - I propagation delays (low to high, high to low, max and typical)




all measurements are made from the clocking event that is, the rising edge of the clock

CSE 370 - Spring 2000 - Sequential Logic - 25


# **Cascading edge-triggered flip-flops**

- Shift register
  - I new value goes into first stage
  - I while previous value of first stage goes into second stage
  - consider setup/hold/propagation delays (prop must be > hold)



#### Cascading edge-triggered flip-flops (cont'd)

- Why this works
  - propagation delays exceed hold times
  - clock width constraint exceeds setup time
  - I this guarantees following stage will latch current value before it changes to new value




timing constraints guarantee proper operation of cascaded components

assumes infinitely fast distribution of the clock

CSE 370 - Spring 2000 - Sequential Logic - 27

#### **Clock skew**

- The problem
  - I correct behavior assumes next state of all storage elements determined by all storage elements at the same time
  - I this is difficult in high-performance systems because time for clock to arrive at flip-flop is comparable to delays through logic
  - effect of skew on cascaded flip-flops:



original state: IN = 0, Q0 = 1, Q1 = 1

due to skew, next state becomes: Q0 = 0, Q1 = 0, and not Q0 = 0, Q1 = 1

#### **Summary of latches and flip-flops**

- Development of D-FF
  - I level-sensitive used in custom integrated circuits
    - I can be made with 4 switches
  - edge-triggered used in programmable logic devices
  - I good choice for data storage register
- Historically J-K FF was popular but now never used
  - similar to R-S but with 1-1 being used to toggle output (complement state)
  - good in days of TTL/SSI (more complex input function: D = JQ' + K'Q
  - I not a good choice for PALs/PLAs as it requires 2 inputs
  - I can always be implemented using D-FF
- Preset and clear inputs are highly desirable on flip-flops
  - I used at start-up or to reset system to a known state


CSE 370 - Spring 2000 - Sequential Logic - 29

#### **Metastability and asynchronous inputs**

- Clocked synchronous circuits
  - I inputs, state, and outputs sampled or changed in relation to a common reference signal (called the clock)
  - I e.g., master/slave, edge-triggered
- Asynchronous circuits
  - I inputs, state, and outputs sampled or changed independently of a common reference signal (glitches/hazards a major concern)
  - e.g., R-S latch
- Asynchronous inputs to synchronous circuits
  - I inputs can change at any time, will not meet setup/hold times
  - I dangerous, synchronous inputs are greatly preferred
  - I cannot be avoided (e.g., reset signal, memory wait, user input)

#### **Synchronization failure**

- Occurs when FF input changes close to clock edge
  - the FF may enter a metastable state neither a logic 0 nor 1 –
  - I it may stay in this state an indefinite amount of time
  - I this is not likely in practice but has some probability



ogic 1

logic 0


Time

small, but non-zero probability that the FF output will get stuck in an in-between state oscilloscope traces demonstrating synchronizer failure and eventual decay to steady state

CSE 370 - Spring 2000 - Sequential Logic - 31

### **Dealing with synchronization failure**


- Probability of failure can never be reduced to 0, but it can be reduced
  - (1) slow down the system clock this gives the synchronizer more time to decay into a steady state; synchronizer failure becomes a big problem for very high speed systems
  - (2) use fastest possible logic technology in the synchronizer this makes for a very sharp "peak" upon which to balance
  - (3) cascade two synchronizers this effectively synchronizes twice (both would have to fail)



synchronous system

### **Handling asynchronous inputs**


Never allow asynchronous inputs to fan-out to more than one flip-flopsynchronize as soon as possible and then treat as synchronous signal



CSE 370 - Spring 2000 - Sequential Logic - 33

# Handling asynchronous inputs (cont'd)

- What can go wrong?
  - I input changes too close to clock edge (violating setup time constraint)



#### Flip-flop features

- Reset (set state to 0) R
  - synchronous: Dnew = R' Dold (when next clock edge arrives)
  - I asynchronous: doesn't wait for clock, quick but dangerous
- Preset or set (set state to 1) S (or sometimes P)
  - synchronous: Dnew = Dold + S (when next clock edge arrives)
  - I asynchronous: doesn't wait for clock, quick but dangerous
- Both reset and preset
  - Dnew = R' Dold + S

(set-dominant)

I Dnew =  $R' \bullet Dold + R'S$ 


(reset-dominant)

- Selective input capability (input enable or load) LD or EN
  - multiplexor at input: Dnew = LD' Q + LD Dold
  - I load may or may not override reset/set (usually R/S have priority)
- Complementary outputs Q and Q'

CSE 370 - Spring 2000 - Sequential Logic - 35


#### **Registers**

- Collections of flip-flops with similar controls and logic
  - I stored values somehow related (for example, form binary value)
  - I share clock, reset, and set lines
  - I similar logic at each stage
- Examples
  - I shift registers
  - counters



### **Shift register**


- Holds samples of input
  - I store last 4 input values in sequence
  - 4-bit shift register:



CSE 370 - Spring 2000 - Sequential Logic - 37

### **Universal shift register**


- Holds 4 values
  - serial or parallel inputs
  - I serial or parallel outputs
  - I permits shift left or right
  - I shift in new values from left or right




clear sets the register contents and output to  $\boldsymbol{0}$ 

s1 and s0 determine the shift function


| _s0 | s1 | function       |
|-----|----|----------------|
| 0   | 0  | hold state     |
| 0   | 1  | shift right    |
| 1   | 0  | shift left     |
| 1   | 1  | load new input |





### **Pattern recognizer**


- Combinational function of input samples
  - I in this case, recognizing the pattern 1001 on the single input signal




CSE 370 - Spring 2000 - Sequential Logic - 41

#### **Counters**

- Sequences through a fixed set of patterns
  - **I** in this case, 1000, 0100, 0010, 0001
  - I if one of the patterns is its initial state (by loading or set/reset)




- Mobius (or Johnson) counter
  - I in this case, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000





- Logic between registers (not just multiplexer)
  - XOR decides when bit should be toggled
  - always for low-order bit, only when first bit is true for second bit, and so on





### Four-bit binary synchronous up-counter

- Standard component with many applications
  - I positive edge-triggered FFs w/ synchronous load and clear inputs

ΕN

- parallel load data from D, C, B, A
- I enable inputs: must be asserted to enable counting
- RCO: ripple-carry out used for cascading counters
  - I high when counter is in its highest state 1111





### **Sequential logic summary**

- Fundamental building block of circuits with state
  - I latch and flip-flop
  - R-S latch, R-S master/slave, D master/slave, edge-triggered D flip-flop
- Timing methodologies
  - I use of clocks
  - I cascaded FFs work because propagation delays exceed hold times
  - I beware of clock skew
- Asynchronous inputs and their dangers
  - I synchronizer failure: what it is and how to minimize its impact
- Basic registers
  - I shift registers
  - I pattern detectors
  - I counters