Hardware description languages

- Describe hardware at varying levels of abstraction
- Structural description
 - I textual replacement for schematic
 - I hierarchical composition of modules from primitives
- Behavioral/functional description
 - I describe what module does, not how
 - I synthesis generates circuit for module
- Simulation semantics

CSE 370 - Spring 2000 - Hardware Description Languages - 1

HDLs

- Abel (circa 1983) developed by Data-I/O
 - I targeted to programmable logic devices
 - I not good for much more than state machines
- ISP (circa 1977) research project at CMU
 - I simulation, but no synthesis
- Verilog (circa 1985) developed by Gateway (absorbed by Cadence)
 - I similar to Pascal and C
 - I delays is only interaction with simulator
 - I fairly efficient and easy to write
 - IEEE standard
- VHDL (circa 1987) DoD sponsored standard
 - similar to Ada (emphasis on re-use and maintainability)
 - I simulation semantics visible
 - very general but verbose
 - IEEE standard

Verilog

- Supports structural and behavioral descriptions
- Structural
 - I explicit structure of the circuit
 - I e.g., each logic gate instantiated and connected to others
- Behavioral
 - I program describes input/output behavior of circuit
 - I many structural implementations could have same behavior
 - e.g., different implementation of one Boolean function
- We'll only be using behavioral Verilog in DesignWorks
 - I rely on schematic when we want structural descriptions

CSE 370 - Spring 2000 - Hardware Description Languages - 3

Structural model

```
module xor_gate (out, a, b);
  input    a, b;
  output   out;
  wire    abar, bbar, t1, t2;

  inverter invA (abar, a);
  inverter invB (bbar, b);
  and_gate and1 (t1, a, bbar);
  and_gate and2 (t2, b, abar);
  or_gate or1 (out, t1, t2);

endmodule
```

Simple behavioral model

■ Continuous assignment

```
module xor_gate (out, a, b);
input a, b;
output out;
reg out;
simulation register -
keeps track of
value of signal

assign #6 out = a ^ b;
endmodule

delay from input change
to output change
```

CSE 370 - Spring 2000 - Hardware Description Languages - 5

Simple behavioral model

■ always block

```
module xor_gate (out, a, b);
input a, b;
output out;
reg out;

always @(a or b) begin
 #6 out = a ^ b;
end

endmodule


specifies when block is executed ie. triggered by which signals
```

Driving a simulation

```
module stimulus (x, y);
                                       2-bit vector
  output
                    x, y;
  reg [1:0]
                    cnt; -
                                       initial block executed
  initial begin -
                                       only once at start
     cnt = 0;
                                       of simulation
     repeat (4) begin
       #10 cnt = cnt + 1;
       $display ("@ time=%d, x=%b, y=%b, cnt=%b",
          $time, x, y, cnt); end
     #10 $finish; \
                                             print to a console
  end
  assign x = cnt[1];
                                       directive to stop
  assign y = cnt[0];
                                       simulation
endmodule
              CSE 370 - Spring 2000 - Hardware Description Languages - 7
```

Complete Simulation

■ Instantiate stimulus component and device to test in a schematic



Comparator Example

```
module Compare1 (A, B, Equal, Alarger, Blarger);
input A, B;
output Equal, Alarger, Blarger;

assign #5 Equal = (A & B) | (~A & ~B);
assign #3 Alarger = (A & ~B);
assign #3 Blarger = (~A & B);
endmodule
```

CSE 370 - Spring 2000 - Hardware Description Languages - 9

More Complex Behavioral Model

```
module life (n0, n1, n2, n3, n4, n5, n6, n7, self, out);
          n0, n1, n2, n3, n4, n5, n6, n7, self;
  input
          out;
  output
  reg
            out;
  reg [7:0] neighbors;
  reg [3:0] count;
  reg [3:0] i;
  assign neighbors = {n7, n6, n5, n4, n3, n2, n1, n0};
  always @(neighbors or self) begin
   count = 0;
    for (i = 0; i < 8; i = i+1) count = count + neighbors[i];</pre>
    out = (count == 3);
    out = out | ((self == 1) & (count == 2));
  end
endmodule
```

Hardware Description Languages vs. Programming Languages

- Program structure
 - I instantiation of multiple components of the same type
 - I specify interconnections between modules via schematic
 - I hierarchy of modules (only leaves can be HDL in DesignWorks)
- Assignment
 - I continuous assignment (logic always computes)
 - propagation delay (computation takes time)
 - I timing of signals is important (when does computation have its effect)
- Data structures
 - I size explicitly spelled out no dynamic structures
 - I no pointers
- Parallelism
 - I hardware is naturally parallel (must support multiple threads)
 - assignments can occur in parallel (not just sequentially)

CSE 370 - Spring 2000 - Hardware Description Languages - 11

Hardware Description Languages and Combinational Logic

- Modules specification of inputs, outputs, bidirectional, and internal signals
- Continuous assignment a gate's output is a function of its inputs at all times (doesn't need to wait to be "called")
- Propagation delay- concept of time and delay in input affecting gate output
- Composition connecting modules together with wires
- Hierarchy modules encapsulate functional blocks
- Specification of don't care conditions (accomplished by setting output to "x")

Hardware Description Languages and Sequential Logic

- Flip-flops
 - I representation of clocks timing of state changes
 - I asynchronous vs. synchronous
- FSMs
 - I structural view (FFs separate from combinational logic)
 - behavioral view (synthesis of sequencers)
- Data-paths = ALUs + registers
 - I use of arithmetic/logical operators
 - I control of storage elements
- Parallelism
 - I multiple state machines running in parallel
- Sequential don't cares

CSE 370 - Spring 2000 - Hardware Description Languages - 13

Flip-flop in Verilog

■ Use always block's sensitivity list to wait for clock edge

```
module dff (clk, d, q);
  input clk, d;
  output q;
  reg q;
  always @(posedge clk)
    q = d;
endmodule
```

More Flip-flops

- Synchronous/asynchronous reset/set
 - I single thread that waits for the clock
 - three parallel threads only one of which waits for the clock

```
module dff (clk, s, r, d, q);
                             module dff (clk, s, r, d, q);
   input clk, s, r, d;
                                 input clk, s, r, d;
   output q;
                                  output q;
   reg q;
                                 reg
   always @(posedge clk)
                                 always @(posedge reset)
      q = 1'b0;
                                  always @(posedge set)
      else q = d;
                                    q = 1'b1;
                                  always @(posedge clk)
                                     q = d;
endmodule
                               endmodule
```

CSE 370 - Spring 2000 - Hardware Description Languages - 15

Structural View of an FSM

■ Traffic light controller: two always blocks - flip-flops separate from logic

Behavioral View of an FSM

■ Specification of inputs, outputs, and state elements

```
module FSM(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
  output
             HR;
  output
             HY:
  output
             HG;
                                             'define highwaygreen 6'b001100
  output
             FR;
                                             'define highwayyellow 6'b010100
  output
             FY;
                                             'define farmroadgreen 6'b100001
             FG;
  output
                                             'define farmroadyellow 6'b100010
  output
             ST;
  input
             TS;
  input
             TL;
                                             assign HR = state[6];
  input
             C;
                                             assign HY = state[5];
             reset;
  input
                                             assign HG = state[4];
  input
             Clk;
                                            assign FR = state[3];
                                             assign FY = state[2];
  reg [6:1] state;
                                             assign FG = state[1];
             ST;
  req
        specify state bits and codes
        for each state as well as
        connections to outputs
                  CSE 370 - Spring 2000 - Hardware Description Languages - 17
```

Behavioral View of an FSM (cont'd)

```
initial begin state = 'highwaygreen; ST = 0; end
  always @(posedge Clk) 👞
                                                           case statement
   begin
                                                          triggerred by
     if (reset)
                                                           clock edge
        begin state = 'highwaygreen; ST = 1; end
       begin
          ST = 0;
          case (state)
            `highwaygreen:
              if (TL & C) begin state = 'highwayyellow; ST = 1; end
            `highwayyellow:
              if (TS) begin state = 'farmroadgreen; ST = 1; end
            `farmroadgreen:
              if (TL | !C) begin state = 'farmroadyellow; ST = 1; end
            'farmroadyellow:
              if (TS) begin state = 'highwaygreen; ST = 1; end
          endcase
   end
endmodule
                 CSE 370 - Spring 2000 - Hardware Description Languages - 18
```

Timer for Traffic Light Controller

■ Another FSM

```
module Timer(TS, TL, ST, Clk);
  output TS;
  output TL;
  input ST;
  input Clk;
  integer value;

  assign TS = (value >= 4); // 5 cycles after reset
  assign TL = (value >= 14); // 15 cycles after reset
  always @(posedge ST) value = 0; // async reset
  always @(posedge Clk) value = value + 1;
endmodule
```

CSE 370 - Spring 2000 - Hardware Description Languages - 19

Complete Traffic Light Controller


■ Tying it all together (FSM + timer)

```
module main(HR, HY, HG, FR, FY, FG, reset, C, Clk);
output HR, HY, HG, FR, FY, FG;
input reset, C, Clk;

Timer part1(TS, TL, ST, Clk);
FSM part2(HR, HY, HG, FR, FY, FG, ST, TS, TL, C, reset, Clk);
endmodule
```

Verilog FSM - Reduce 1s example

■ Moore machine



CSE 370 - Spring 2000 - Hardware Description Languages - 21

Moore Verilog FSM (cont'd)

```
always @(in or state) ←
                                           _ crucial to include
  case (state)
                                              all signals that are
    'zero:
                                             input to state and
  // last input was a zero
                                              output equations
   begin
     if (in) next_state = 'one1;
     else next_state = 'zero;
   end
                                                     note that output only
    `one1:
  // we've seen one 1
                                                     depends on state
   begin
    if (in) next_state = 'two1s;
     else
           next_state = 'zero;
   end
    `two1s:
                                          always @(state)
  // we've seen at least 2 ones
                                          case (state)
   begin
                                             'zero: out = 0;
    if (in) next_state = 'two1s;
                                              `one1: out = 0;
     else
           next_state = 'zero;
                                             'two1s: out = 1;
   end
                                            endcase
  endcase
                                        endmodule
```

Mealy Verilog FSM

```
module reduce (clk, reset, in, out);
  input clk, reset, in;
  output out;
  reg out;
'register state;
                       // state variables
  reg next_state;
  always @(posedge clk)
  if (reset) state = 'zero;
                                                                                  0/0
               state = next_state;
                                                                        zero
    else
                                                                         [0]
  always @(in or state)
    case (state)
                                                                            1/0
                                                                 0/0
      'zero:
                            // last input was a zero
      begin
                                                                        one 1
        out = 0;
if (in) next_state = 'one;
else    next_state = 'zero;
                                                                          [0]
       one:
                            // we've seen one 1
      if (in) begin
      next_state = 'one; out = 1;
end else begin
         next_state = 'zero; out = 0;
    endcase
{\tt endmodule}
                     CSE 370 - Spring 2000 - Hardware Description Languages - 23
```

Synchronous Mealy Machine

```
module reduce (clk, reset, in, out);
  input clk, reset, in;
  output out;
  reg out;
  reg state; // state variables
  always @(posedge clk)
   if (reset) state = 'zero;
    else
     case (state)
      'zero:
                 // last input was a zero
     begin
       out = 0;
       if (in) state = 'one;
       else state = 'zero;
     end
      `one:
                 // we've seen one 1
     if (in) begin
       state = 'one; out = 1;
     end else begin
       state = 'zero; out = 0;
     end
    endcase
endmodule
                  CSE 370 - Spring 2000 - Hardware Description Languages - 24
```