VON NEUMANN COMPUTING Past and Future

What is not VN

Think of this as an ASIC





1944, Harvard Mark I: hard-wired calculator for ballistic firing calculations



The first bug

92 9/9 andan starty \$ 1.2700 9.037 847 025 0800 - andram / 2 100 9.037 846 995 const stopped 1000 13" UC (032) MP - MC 2.130476415 (23) 4.615925059(-2) 2.130476415 PRO 2 (033) 2.130676415 piloly const Relays 6-2 in 033 failed special speed test 214 an 3 Relays chan; s Cosine Tape (Sine check) Jarted 1100 Started Multy Adder Test. 1525 Relay #70 Panel F (Moth) in relay. 1545 145100 andangut started. closed down 1700

From Grace Hopper's notebook, 1945

What do we mean by VN computing?

* Stored program / data
* Fetch / Execute
* Conditional branch





A VN Execution Algorithm

while (1) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

Topics for the next two hours

* How do you make VN execution efficient? * exploit locality, parallelism, predictability * What constrains VN execution? * limits on locality, parallelism, and predictability * Where do we go in a post-VN world? ***** Multiprocessors

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

To save on cost, memory is slow

To save on cost, memory is slow

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

This interface is too general

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

To save on cost, memory is slow

This interface is too general

This process is sequential!

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

To save on cost, memory is slow

Caches: Making memory appear dense and fast

Why is it slow? - The Memory Wall

Memory technologies: 1T memory cell: DRAM ~ 6T memory cell: SRAM 12-15T memory cell: FF

others: 3,4,5T SRAM-ish cells



Memory/CPU communication technologies

* On-chip

- * Pro: Fast, wide, "controllable"
- * Con: Limited
- * Off-chip wide:
- * Pro: well understood, lots of pins for communication
 * Con: hard to keep in sync, thus slow per-pin speed
 * Off-chip narrow:
 - * Pro: less pins (pins are expensive), high per-pin speed
 * Con: more difficult to engineer, IP heavy landscape

The memory wall



Favored solution: caching



DRAM

Caches, are small fast memories that hold *copies* of data from larger, slow devices

Favored solution: caching



Caches, are small fast memories that hold *copies* of data from larger, slow devices



Caches, are small fast memories that hold *copies* of data from larger, slow devices

What goes in a cache?

- * Items that are accessed, and items *around* those just accessed
- * Why does this work?
 - * Temporal locality: we'll likely see this thing again.
 - * Spatial locality: we'll likely need something nearby



What limits caching?

- * The three C's: Capacity, Conflicts, and Cold misses
 - * Capacity: need more cache
 - * Conflicts: need different cache geometry
 - * Cold: need to guess what to put into the cache before it is requested

What limits caching

- * Cache size: ultimately, a larger cache is a slower cache (wire delay)
- * Conflict misses just happen: even the best hash functions in the world collide on something
- * Cold misses can't be totally eliminated: A [B[n]]

Summary: memory

* People need a dense fast storage technology

- * It doesn't exist. Thus, we try and approximate it with a caching system
- * Caching is highly effective for small-footprint applications (read: not databases!)
- * Caching has its limitations: inherent non-locality left in instruction and data streams

while (I) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

This interface is too general

In the beginning...

In the beginning there was the accumulator



Then they thought two would be nice



And maybe a few more

And some generality



CISC

- * Complex Instruction Set Computing
- * What were they thinking?
 - * Assembly programmers would like a rich, expressive instruction set. Something that would let them type:
 - * ADD R1, R2, R3
 - * ADD A, B, C
 - * etc

CISC

- * In reality, almost all code is written in a high-level language.
- * Compilers do a poor job of assigning instructions to expressions => no wonder, its NP hard!
- * Complex instructions are rarely used, yet need to be supported for legacy binary compatibility => bear to support!

RISC

- * Reduced instruction set architecture
- * Few basic operands: add, nand, xor, load, store
- * Many general-purpose registers with no special-case semantics => semantics can be done in software only
- * In the extreme, expose complexities of hardware to software: branch delay slots, load interlocks

CISC or RISC?

* Many academics will argue RISC is better * Simpler hardware => easier to build * Simpler hardware => tune for speed * Truth is, people don't buy processors for their elegance * CISC can, with effort, be made just as fast as RISC * Binary compatibility matters

Summary: execution interface

- * Constrain operation semantics to simplify and speedup software
- * Register files: software managed caches
- * RISC vs. CISC: the market decides the winner, not the technology

while (1) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

This process is sequential!

Instruction-Level Parallelism (ILP)

- Fine-grained parallelism
- Obtained by:
 - instruction overlap in a pipeline
 - executing instructions in parallel (later, with multiple instruction issue)
- ✓ In contrast to:
 - loop-level parallelism (medium-grained)
 - process-level or task-level or thread-level parallelism (coarsegrained)

Classic 5-Stage MIPS


Pipelining



Pipelining

✓ Not that simple!

pipeline hazards (structural, data, control)

- * place a soft "limit" on the number of stages
- increase instruction latency (a little)
 - * write & read pipeline registers for data that is computed in a stage
 - time for clock & control lines to reach all stages
 - * all stages are the same length which is determined by the longest stage
 - stage length determines clock cycle time

✓ IBM Stretch (1961): the first general-purpose pipelined computer

Hazards

- Structural hazards
- Data hazards
- Control hazards
- What happens on a hazard
 - instruction that caused the hazard & previous instructions complete
 - all subsequent instructions stall until the hazard is removed (in-order execution)
 - instructions that depend on that instruction stall (out-of-order execution)

One Memory Port/Structural Hazards



Data Hazards

Cause:

 an instruction early in the pipeline needs the result produced by an instruction farther down the pipeline before it is written to a register

• would not have occurred if the implementation was not pipelined

✓ Types

• RAW (data: flow), WAR (name: antidependence), WAW (name: output)

HW solutions

- forwarding hardware (eliminate the hazard)
- stall via pipelined interlocks

Compiler solution

code scheduling (for loads)

Forwarding



Forwarding Implementation

Forwarding unit checks to see if values must be forwarded:

- between instructions in ID and EX
 - * compare the R-type destination register number in EX/MEM pipeline register to each source register number in ID/EX
- between instructions in ID and MEM
 - * compare the R-type destination register number in MEM/WB to each source register number in ID/EX
- If a match, then forward the appropriate result values to an ALU source
 - bus a value from EX/MEM or MEM/WB to an ALU source

Control Hazards

Cause: condition & target determined after next fetch

Early HW solutions

o stall

- assume an outcome & flush pipeline if wrong
- move branch resolution hardware forward in the pipeline
- Compiler solutions
 - code scheduling
 - static branch prediction

Today's HW solutions

dynamic branch prediction

Pipeline Performance

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
 - -Ideal pipeline CPI: measure of the maximum performance attainable by the implementation
 - <u>Structural hazards</u>: HW cannot support this combination of instructions
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
 - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches, jumps, exceptions)

Review: Types of Data Hazards



Complex Pipelining



Pipelining becomes complex when we want high performance in the presence of:

- Long latency or partially pipelined floating-point units
- Multiple function and memory units
- Memory systems with variable access time
- Precise exceptions











When is it Safe to Issue an Instruction?

- Suppose a data structure keeps track of all the instructions in all the functional units
- The following checks need to be made before the Issue stage can dispatch an instruction
 - Is the required function unit available?
 - Is the input data available? \Rightarrow RAW?
 - Is it safe to write the destination? \Rightarrow WAR? WAW?
 - Is there a structural conflict at the WB stage?

Scoreboard for In-Order Issue

```
Busy[FU#] : a bit-vector to indicate FU's availability.
(FU = Int, Add, Mult, Div)
These bits are hardwired to FU's.
```

WP[reg#] : a bit-vector to record the registers for which writes are pending. These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? RAW? WAR? WAW?

In-Order Issue Limitations



(underline indicates cycle when instruction writes back)

In-Order Issue Limitations



(underline indicates cycle when instruction writes back)

Out-of-Order Issue



✓ Issue stage buffer holds multiple instructions waiting to issue.

- In Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Any instruction in buffer whose RAW hazards are satisfied can be issued (for now at most one dispatch per cycle). On a write back (WB), new instructions may get enabled.

In-Order Issue Limitations Again



In-order: $1(2,\underline{1}) \dots \underline{2} 3 4 \underline{4} 3 5 \dots \underline{5} 6 \underline{6}$

In-Order Issue Limitations Again



In-order: $1 (2,1) \dots 2 3 4 4 3 5 \dots 5 6 6$ Out-of-order: $1 (2,1) 4 4 \dots 2 3 \dots 3 5 \dots 5 6 6$

Which features of an ISA limit the number of instructions in the pipeline?

Which features of a program limit the number of instructions in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

Which features of a program limit the number of instructions in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

Which features of a program limit the number of instructions in the pipeline?

Control transfers

Which features of an ISA limit the number of instructions in the pipeline?

Number of Registers

Which features of a program limit the number of instructions in the pipeline?

Control transfers

Out-of-order dispatch by itself does not provide any significant performance improvement !

Overcoming the Lack of Register Names

Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility ?

Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly *register renaming*

ILP via Renaming



In-order: $1(2,\underline{1}) \dots \underline{2} 3 4 \underline{4} 3 5 \dots \underline{5} 6 \underline{6}$ Out-of-order: $1(2,\underline{1}) 4 \underline{4} 5 \dots \underline{2} (3,\underline{5}) \underline{3} 6 \underline{6}$ Any antidependence can be eliminated by renaming. (renaming \Rightarrow additional storage) Can it be done in hardware?

ILP via Renaming



In-order: $1(2,\underline{1}) \dots \underline{2} 3 4 \underline{4} 3 5 \dots \underline{5} 6 \underline{6}$ Out-of-order: $1(2,\underline{1}) 4 \underline{4} 5 \dots \underline{2} (3,\underline{5}) \underline{3} 6 \underline{6}$ Any antidependence can be eliminated by renaming. (renaming \Rightarrow additional storage) Can it be done in hardware? Yes!

Register Renaming



 Decode does register renaming and adds instructions to the issue stage reorder buffer (ROB)

 \Rightarrow renaming makes WAR or WAW hazards impossible

- Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
 - ⇒ Out-of-order or dataflow execution

Dataflow Execution



Instruction slot is candidate for execution when:

- •It holds a valid instruction ("use" bit is set)
- •It has not already started execution ("exec" bit is clear)
- •Both operands are available (p1 and p2 are set)








































Simplifying Allocation & Deallocation



Instruction buffer is managed circularly

- •"exec" bit is set when instruction begins execution
- When an instruction completes, its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

Effectiveness?

Effectiveness?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until mid-Nineties.

Why?

Reasons

- 1. Effective on a very small class of programs
- 2. Memory latency a much bigger problem
- 3. Exceptions not precise!

One more problem needed to be solved

Effectiveness?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until mid-Nineties.

Why ?

Reasons

- 1. Effective on a very small class of programs
- 2. Memory latency a much bigger problem
- 3. Exceptions not precise!

One more problem needed to be solved

Control transfers

VN execution inefficiencies

while (1) {
 instruction = memory [state.PC];
 state = exec(instruction, state);

Branch Penalty



Average Run-Length Between Branches

Average dynamic instruction mix from SPEC92		
	SPECint92	SPECfp92
ALU	39 %	13 %
FPU Add		20 %
FPU Mult		13 %
load	26 %	23 %
store	9 %	9 %
branch	16 %	8 %
other	10 %	12 %

SPECint92:	compress, eqntott, espresso, gcc , li
SPECfp92:	doduc, ear, hydro2d, mdijdp2, su2cor

What is the average *run length* between branches?

Modern processors may have > 10 pipeline stages between next PC calculation and branch resolution !









Reducing Control Flow Penalty

Software solutions

- *Eliminate branches loop unrolling* Increases the run length
- Reduce resolution time instruction scheduling Compute the branch condition as early as possible (of limited value)

Hardware solutions

- Find something else to do *delay slots* Replaces pipeline bubbles with useful work (requires software cooperation)
- Speculate branch prediction Speculative execution of instructions beyond the branch

Branch Prediction

Motivation:

Branch penalties limit performance of deeply pipelined processors

Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

Required hardware support:

Prediction structures:

• Branch history tables, branch target buffers, etc.

Mispredict recovery mechanisms:

- Keep result computation separate from commit
- Kill instructions following branch in pipeline
- Restore state to state following branch

Static Branch Prediction

Overall probability a branch is taken is ~60-70% but: backward 90% forward 1Z forward 50% forward

Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110 bne0 (preferred taken) beq0 (not taken)

Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110 bne0 (preferred taken) beq0 (not taken)

ISA can allow arbitrary choice of statically predicted direction, e.g., HP PA-RISC, Intel IA-64 typically reported as ~80% accurate

Dynamic Branch Prediction:

learning based on past behavior

Temporal correlation The way a branch resolves may be a good predictor of the way it will resolve at the next execution

Spatial correlation Several branches may resolve in a highly correlated manner (a preferred path of execution)

Branch Prediction Bits

Assuming 2-bit predictor (saturating counter)



Branch History Table



Branch History Table


Branch History Table



Branch History Table



Branch History Table



4K-entry BHT, 2 bits/entry, ~80-90% correct predictions

Exploiting Spatial Correlation

Yeh and Patt, 1992

If first condition false, second condition also false

Exploiting Spatial Correlation

Yeh and Patt, 1992

If first condition false, second condition also false

History register, H, records the direction of the last N branches executed by the processor

Two-Level Branch Predictor



What About Target Address?

What About Target Address?



BP bits are stored with the predicted target address.

IF stage: If (BP=taken) then nPC=target else nPC=PC+4 later: check prediction, if wrong then kill the instruction and update BTB & BPb else update BPb

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.



Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

fa() { fb(); }
fb() { fc(); }





Putting It Together



Misprediction Recovery

In-order execution machines:

- Assume no instruction issued after branch can write-back before branch resolves
- Kill all instructions in pipeline behind mispredicted branch

Misprediction Recovery

In-order execution machines:

- Assume no instruction issued after branch can write-back before branch resolves
- Kill all instructions in pipeline behind mispredicted branch

Out-of-order execution?

Misprediction Recovery

In-order execution machines:

- Assume no instruction issued after branch can write-back before branch resolves
- Kill all instructions in pipeline behind mispredicted branch

Out-of-order execution?

 Multiple instructions following branch in program order can complete before branch resolves

Limits of ILP





Flynn's Taxonomy

• Flynn classified by data and control streams in 1966

Single Instruction, Single Data (SISD)	Single Instruction, Multiple Data <u>SIMD</u>
(Uniprocessor)	(single PC: Vector, CM-2)
Multiple Instruction, Single Data (MISD)	Multiple Instruction, Multiple Data MIMD
(Stream?)	(Clusters, SMP servers)

- SIMD ⇒ Data-Level Parallelism
- MIMD \Rightarrow Thread-Level Parallelism
- MIMD popular because
 - -Flexible: N programs or 1 multithreaded program
 - -Cost-effective: same MPU in desktop & MIMD machine

MIMD Multiprocessors

Centralized Shared Memory

Distributed Shared Memory



© 2003 Elsevier Science (USA). All rights reserved.

Centralized-Memory Machines

- Also "Symmetric Multiprocessors" (SMP)
- "Uniform Memory Access" (UMA)

 All memory locations have similar latencies
 Data sharing through memory reads/writes
 P1 can write data to a physical address A, P2 can then read physical address A to get that data
- Problem: Memory Contention —All processor share the one memory
 - –Memory bandwidth becomes bottleneck
 - -Used only for smaller machines

»Most often 2,4, or 8 processors

Distributed-Memory Machines

- Two kinds
 - -Distributed Shared-Memory (DSM)
 - »All processors can address all memory locations
 - »Data sharing like in SMP
 - »Also called NUMA (non-uniform memory access)
 - »Latencies of different memory locations can differ (local access faster than remote access)

-Message-Passing

- »A processor can directly address only local memory
- » To communicate with other processors, must explicitly send/receive messages
- »Also called multicomputers or clusters
- Most accesses local, so less memory contention (can scale to well over 1000 processors)

Message-Passing Machines

- A cluster of computers
 - -Each with its own processor and memory
 - -An interconnect to pass messages between them
 - -Producer-Consumer Scenario:
 - »P1 produces data D, uses a SEND to send it to P2
 - »The network routes the message to P2
 - »P2 then calls a RECEIVE to get the message
 - -Two types of send primitives
 - »Synchronous: P1 stops until P2 confirms receipt of message
 - »Asynchronous: P1 sends its message and continues
 - –Standard libraries for message passing: Most common is MPI – Message Passing Interface

Shared memory

- + simple parallel programming model
 - » global shared address space
 - » not worry about data locality but
 - get better performance when program for data placement lower latency when data is local
 - but can do data placement if it is crucial, but don't have to
 - » hardware maintains data coherence
 - synchronize to order processor's accesses to shared data
 - » like uniprocessor code so parallelizing by programmer or compiler is easier
- \Rightarrow can focus on program semantics, not interprocessor communication

Shared memory

 + low latency (no message passing software) but overlap of communication & computation
 latency-hiding techniques can be applied to message passing machines

+ higher bandwidth for small transfers but

usually the only choice

Message passing

abstraction in the programming model encapsulates the communication costs but

more complex programming model

additional language constructs

need to program for nearest neighbor communication

- + no coherency hardware
- + good throughput on large transfers but what about small transfers?
- more scalable (memory latency doesn't scale with the number of processors) but

large-scale SM has distributed memory also

• *hah!* so you're going to adopt the message-passing model?

Why there was a debate

- little experimental data
- not separate implementation from programming model
- · can emulate one paradigm with the other
 - » MP on SM machine message buffers in local (to each processor) memory copy messages by ld/st between buffers

» SM on MP machine Id/st becomes a message copy *sloooooooow*

Who won?

Challenges of Parallel Processing

- Big challenge is % of program that is inherently sequential
 - What does it mean to be inherently sequential?
- Suppose 80X speedup from 100 processors. What fraction of original program can be sequential?
 - a.10%
 - b.5%
 - c.1%
 - d.<1%

Symmetric Shared-Memory Architectures

- From multiple boards on a shared bus to multiple processors inside a single chip
- Caches both
 - -Private data are used by a single processor
 - -<u>Shared data</u> are used by multiple processors
- Caching shared data
 ⇒ reduces latency to shared data, memory
 bandwidth for shared data,
 and interconnect bandwidth
 ⇒ cache coherence problem



- –Processors see different values for u after event 3
- -With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value



- –Processors see different values for u after event 3
- –With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value



- –Processors see different values for u after event 3
- -With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value



- –Processors see different values for u after event 3
- -With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value
Example Cache Coherence Problem



- –Processors see different values for u after event 3
- -With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value

-Unacceptable for programming, and its frequent!

Example Cache Coherence Problem



- –Processors see different values for u after event 3
- -With write back caches, value written back to memory depends on happenstance of which cache flushes or writes back value when

»Processes accessing main memory may see very stale value

-Unacceptable for programming, and its frequent!

Cache Coherence Definition

- A memory system is coherent if
 - A read R from address X on processor P1 returns the value written by the most recent write W to X on P1 if no other processor has written to X between W and R.
 - If P1 writes to X and P2 reads X after a sufficient time, and there are no other writes to X in between, P2's read returns the value written by P1's write.
 - 3. Writes to the same location are serialized: two writes to location X are seen in the same order by all processors.

Cache Coherence Definition

- Property 1. preserves program order
 - It says that in the absence of sharing, each processor behaves as a uniprocessor would
- Property 2. says that any write to an address must eventually be seen by all processors

If P1 writes to X and P2 keeps reading X,
P2 must eventually see the new value

• Property 3. preserves causality

 Suppose X starts at 0. Processor P1 increments X and processor P2 waits until X is 1 and then increments it to 2.
Processor P3 must eventually see that X becomes 2.

–If different processors could see writes in different order, P2 can see P1's write and do its own write, while P3 first sees the write by P2 and then the write by P1. Now we have two processors that will forever disagree about the value of A.

Maintaining Cache Coherence

- Hardware schemes
 - -Shared Caches
 - » Trivially enforces coherence
 - »Not scalable (L1 cache quickly becomes a bottleneck)
 - -Snooping
 - »Needs a broadcast network (like a bus) to enforce coherence
 - »Each cache that has a block tracks its sharing state on its own
 - -Directory
 - »Can enforce coherence even with a point-to-point network
 - »A block has just one place where its full sharing state is kept

Snooping

- Typically used for bus-based (SMP) multiprocessors
 - Serialization on the bus used to maintain coherence property 3
- Two flavors
 - -Write-update (write broadcast)
 - » A write to shared data is broadcast to update all copies
 - » All subsequent reads will return the new written value (property 2)
 - » All see the writes in the order of broadcasts One bus == one order seen by all (property 3)
 - -Write-invalidate
 - » Write to shared data forces invalidation of all other cached copies
 - » Subsequent reads miss and fetch new value (property 2)
 - » Writes ordered by invalidations on the bus (property 3)

Snoopy Cache-Coherence Protocols



- Cache Controller "snoops" all transactions on the shared medium (bus or switch)
 - -relevant transaction if for a block it contains
 - -take action to ensure coherence

»invalidate, update, or supply value

- -depends on state of the block and the protocol
- Either get exclusive access before write via write invalidate or update all copies on write

Snooping Implementation

How the bus is used

- broadcast medium (total ordering, yay)
- entire coherency operation is atomic wrt other processors
 - » keep-the-bus protocol: master holds the bus until the entire operation has completed
 - » split-transaction buses:
 - request & response are different phases
 - state value that indicates that an operation is in progress
 - do not initiate another operation for a cache block that has one in progress

Update vs. Invalidate

- A burst of writes by a processor to one addr
 - Update: each sends an update
 - Invalidate: possibly only the first invalidation is sent
- Writes to different words of a block
 - Update: update sent for each word
 - Invalidate: possibly only the first invalidation is sent
- Producer-consumer communication latency
 - Update: producer sends an update, consumer reads new value from its cache
 - Invalidate: producer invalidates consumer's copy, consumer's read misses and has to request the block
- Which is better depends on application
 - But write-invalidate is simpler and implemented in most MP-capable processors today

MSI Snoopy Protocol

- State of block B in cache C can be
 - -Invalid: B is not cached in C
 - » To read or write, must make a request on the bus
 - –Modified: B is dirty in C
 - »C has the block, no other cache has the block, and C must update memory when it displaces B
 - »Can read or write B without going to the bus
 - -Shared: B is clean in C
 - »C has the block, other caches have the block, and C need not update memory when it displaces B
 - »Can read B without going to bus
 - » To write, must send an upgrade request to the bus



Cache state in processor P_1



Cache state in processor P_1



Cache state in processor P₁













P₁ S I








































































Observation



- If a line is in the M state then no other cache can have a copy of the line!
 - Memory stays coherent, multiple differing copies cannot exist

Serialization is Important



Optimized Snoop with Level-2 Caches



- Processors often have two-level caches
 - small L1, large L2 (usually both on chip now)
- Inclusion property: entries in L1 must be in L2 invalidation in L2 \Rightarrow invalidation in L1
- Snooping on L2 does not affect CPU-L1 bandwidth

What problem could occur?

Coherency Misses

- 1. True sharing misses arise from the communication of data through the cache coherence mechanism
 - Invalidates due to 1st write to shared block
 - Reads by another CPU of modified block in different cache
 - Miss would still occur if block size were 1 word
- 2. False sharing misses when a block is invalidated because some word in the block, other than the one being read, is written into
 - Invalidation does not cause a new value to be communicated, but only causes an extra cache miss
 - Block is shared, but no word in block is actually shared ⇒ miss would not occur if block size were 1 word

Example: True v. False Sharing v. Hit?

Assume x1 and x2 in same cache block.
 P1 and P2 both read x1 and x2 before.

Time	P1	P2	True, False, Hit? Why?
1	Write x1		True miss; invalidate x1 in P2
2		Read x2	False miss; x1 irrelevant to P2
3	Write x1		False miss; x1 irrelevant to P2
4		Write x2	False miss; x1 irrelevant to P2
5	Read x2		True miss; invalidate x2 in P1

Coherence is not enough

P ₁	P ₂							
/*Assume initial value of A and flag is 0*/								
A = 1;	<pre>while (flag == 0); /*spin idly*/</pre>							
flag = 1;	print A;							

- Intuition not guaranteed by coherence
- expect memory to respect order between accesses to different locations issued by a given process
 - -to preserve orders among accesses to same location by different processes
- Coherence is not enough!
 - -pertains only to single location



Implicit Memory Model

- Sequential consistency (SC) [Lamport]
 Result of an execution appears as if
 - All operations executed in some sequential order
 - Memory operations of each process in program order



No caches, no write buffers

Implicit Memory Model

- Sequential consistency (SC) [Lamport]
 Result of an execution appears as if
 - All operations executed in some sequential order
 - Memory operations of each process in program order



No caches, no write buffers

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially X = 0, Y = 10)

T1: T2: Store (X), 1 (X = 1)Store (Y), 11 (Y = 11)Load R₁, (Y) Store (Y'), R₁ (Y'=Y)Load R₂, (X) Store (X'), R₂ (X'=X)

what are the legitimate answers for X' and Y' ?

 $(X',Y') \in \{(1,11), (0,10), (1,10), (0,11)\}$?

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially X = 0, Y = 10)

T1: T2: Store (X), 1 (X = 1)Store (Y), 11 (Y = 11)Load R₁, (Y) Store (Y'), R₁ (Y'=Y)Load R₂, (X) Store (X'), R₂ (X'=X)

what are the legitimate answers for X' and Y'?

(X',Y') ε {(1,11), (0,10), (1,10), (0,11)} ?

Sequential concurrent tasks: T1, T2 Shared variables: X, Y (initially X = 0, Y = 10)

T1: T2: Store (X), 1 (X = 1)Store (Y), 11 (Y = 11)Load R₁, (Y) Store (Y'), R₁ (Y'=Y)Load R₂, (X) Store (X'), R₂ (X'=X)

what are the legitimate answers for X' and Y' ?

 $(X',Y') \in \{(1,11), (0,10), (1,10), (0,11)\}$?

If y is 11 then x cannot be 0

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow

What are these in our example ?

T1: Store (X), 1 (X = 1)Store (Y), 11 (Y = 11) (X'=X)T2: Load R₁, (Y) Load R₁, (Y) Store (Y'), R₁ (Y'=Y)Load R₂, (X) Store (X'), R₂

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow

What are these in our example ?

T1: Store (X), 1 (X = 1)Store (Y), 11 (Y = 11) (X'= X)T2: Load R₁, (Y) Store (Y'), R₁ (Y'= Y)Load R₂, (X) Store (X'), R₂

Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow



Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow



Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow



Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow



Sequential consistency imposes more memory ordering constraints than those imposed by uniprocessor program dependencies () \longrightarrow

What are these in our example ?

T1: Store (X), 1 (X = 1) Store (Y), 11 (Y = 11) \rightarrow additional SC requirements (X'=X)Does (can) a system with caches or out-of-order execution capability provide a *sequentially consistent* view of the memory ?

- SC constrains all memory operations:
 - » Write → Read
 - » Write \rightarrow Write
 - »Read \rightarrow Read, Write
- Simple model for reasoning about parallel programs
- But, intuitively reasonable reordering of memory operations in a uniprocessor may violate sequential consistency model
- Modern microprocessors reorder operations all the time to obtain performance (write buffers, overlapped writes,non-blocking reads...).
- Question: how do we reconcile sequential consistency model with the demands of performance?

Out-of-Order Loads/Stores & CC



Non-blocking caches

Multiple requests (different addresses) concurrently + CC \Rightarrow Relaxed memory models

CC ensures that all processors observe the same order of loads and stores to an address

SC is fragile

- Many common optimizations break it...
- Write Buffer
- Out-of-order execution
- Forwarding

Notes

- Sequential consistency is not really about memory operations from different processors (although we do need to make sure memory operations are atomic).
- Sequential consistency is not really about dependent memory operations in a single processor's instruction stream (these are respected even by processors that reorder instructions).
- The problem of relaxing sequential consistency is really all about independent memory operations in a single processor's instruction stream that have some high-level dependence (such as locks guarding data) that should be respected to obtain correct results.

Relaxing Program Orders

- Weak ordering:
 - Divide memory operations into data operations and synchronization operations
 - Synchronization operations act like a fence:
 - All data operations before synch in program order must complete before synch is executed
 - All data operations after synch in program order must wait for synch to complete
 - Synchs are performed in program order
 - Implementation of fence: processor has counter that is incremented when data op is issued, and decremented when data op is completed
 - Example: PowerPC has SYNC instruction (caveat: semantics somewhat more complex than what we have described...)

Another model: Release consistency

- Further relaxation of weak consistency
- Synchronization accesses are divided into
 - Acquires: operations like lock
 - Release: operations like unlock
- Semantics of acquire:
 - Acquire must complete before all following memory accesses
- Semantics of release:
 - all memory operations before release are complete
 - but accesses after release in program order do not have to wait for release
 - operations which follow release and which need to wait must be protected by an acquire

Some Current System-Centric Models

Relaxation:	W →R Order	W →W Order	R →RW Order	Read Others' Write Early	Read Own Write Early	Safety Net
IBM 370	✓					serialization instructions
TSO	\checkmark				\checkmark	RMW
PC	\checkmark			\checkmark	\checkmark	RMW
PSO	\checkmark	\checkmark			\checkmark	RMW, STBAR
WO	\checkmark	\checkmark	\checkmark		\checkmark	synchronization
RCsc	✓	✓	✓		✓	release, acquire, nsync, RMW
RCpc	✓	✓	✓	\checkmark	✓	release, acquire, nsync, RMW
Alpha	\checkmark	\checkmark	\checkmark		\checkmark	MB, WMB
RMO	\checkmark	\checkmark	\checkmark		\checkmark	various MEMBARs
PowerPC	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	SYNC

It is all about the interfaces



Synchronization

- Shared counter/sum update example
 - -Use a mutex variable for mutual exclusion
 - -Only one processor can own the mutex
 - »Many processors may call lock(), but only one will succeed (others block)
 - »The winner updates the shared sum, then calls unlock() to release the mutex
 - »Now one of the others gets it, etc.
 - -But how do we implement a mutex?

»As a shared variable (1 – owned, 0 – free)

Locking

- Releasing a mutex is easy

 Just set it to 0
- Acquiring a mutex is not so easy

 Easy to spin waiting for it to become 0
 But when it does, others will see it, too
 - –Need a way to *atomically* see that the mutex is 0 *and* set it to 1

Atomic Read-Update Instructions

- Atomic exchange instruction
 - -E.g., EXCH R1,78(R2) will swap content of register R1 and mem location at address 78+R2
 - -To acquire a mutex, 1 in R1 and EXCH
 - »Then look at R1 and see whether mutex acquired
 - » If R1 is 1, mutex was owned by somebody else and we will need to try again later
 - » If R1 is 0, mutex was free and we set it to 1, which means we have acquired the mutex
- Other atomic read-and-update instructions
 - -E.g., Test-and-Set

LL & SC Instructions

- Atomic instructions OK, but specialized —E.g., SWAP can not atomically inc a counter
- Idea: provide a pair of linked instructions
- A load-linked (LL) instruction
 - –Like a normal load, but also remembers the address in a special "link" register
- A store-conditional (SC) instruction
 - –Like a normal store, but fails if its address is not the same as that in the link register
 - –Returns 1 if successful, 0 on failure
- Writes by other processors snooped

 If address matches link address, clear link register
Performance: Load-reserve & Store-conditional

The total number of memory (bus) transactions is not necessarily reduced, but splitting an atomic instruction into load-reserve & store-conditional:

- increases bus utilization (and reduces processor stall time), especially in splittransaction buses
- reduces cache ping-pong effect because processors trying to acquire a semaphore do not have to perform a store each time

Using LL & SC

Swap R4 w/ 0(R1)

Atomic Exchange

Test if 0(R1) is zero, set to one

Atomic Test&Set

swap:	mov	R3, R4	t&s:	mov	R3,1
	11	R2,0(R1)		11	R2,0(R1)
	SC	R3,0(R1)		sc	R3,0(R1)
	beqz	R3,swap		bnez	R2,t&s
	mov	R4,R2		beqz	R3,t&s

Atomic Add to Shared Variable

upd:	11	R2,0(R1)	
	add	R3,R2,R4	
	sc	R3,0(R1)	
	beqz	R3,upd	

Implementing Locks

- A simple swap (or test-and-set) works
 - -But causes a lot of invalidations
 - »Every write sends an invalidation
 - »Most writes redundant (swap 1 with 1)
- More efficient: test-and-swap
 - -Read, do swap only if 0
 - »Read of 0 does not guarantee success (not atomic)
 - »But if 1 we have little chance of success
 - -Write only when good chance we will succeed

Large-Scale Systems: Locks

- Contention even with test-and-test-and-set
 - -Every write goes to many, many spinning procs
 - Making everybody test less often reduces contention for highcontention locks but hurts for low-contention locks
 - -Solution: exponential back-off
 - » If we have waited for a long time, lock is probably high-contention
 - » Every time we check and fail, double the time between checks
 - Fast low-contention locks (checks frequent at first)
 - Scalable high-contention locks (checks infrequent in long waits)
 - -Special hardware support
 - -Queuing locks

What Are the Problems With Locks?

- Mapping between data->locks
 - -Deadlocks
 - -Races
 - -Composability?
- Mmm, DB?

-Optimistic concurrency

What If you Had Multi-Word LL-SC?

- Plus the ability to execute stores speculatively
- => Transactional Memory

-Speculative execution + monitor CC trafic

Barrier Synchronization

- All must arrive before any can leave -Used between different parallel sections
- Uses two shared variables

-A counter that counts how many have arrived

-A flag that is set when the last processor arrives

Simple Barrier Synchronization

```
lock(counterlock);
  if(count==0) release=0; /* First resets release */
                            /* Count arrivals */
  count++;
unlock(counterlock);
                            /* All arrived */
if(count==total){
                            /* Reset counter */
  count=0;
                            /* Release processes */
  release = 1;
}else {
                            /* Wait for more to come */
                            /* Wait for release to be 1 */
  spin(release==1);
}
```

- Problem: not really reusable
 - Two processes: fast and slow
 - Slow arrives first, reads release, sees 0
 - Fast arrives, sets release to 1, goes on to execute other code, comes to barrier again, resets release, starts spinning
 - Slow now reads release again, sees 0 again
 - Now both processors are stuck and will never leave

Correct Barrier Synchronization

```
localSense=!localSense; /* Toggle local sense */
lock(counterlock);
count++; /* Count arrivals */
if(count==total){ /* All arrived */
count=0; /* Reset counter */
release=localSense; /* Release processes */
}
unlock(counterlock);
spin(release==localSense); /* Wait to be released */
```

- Release in first barrier acts as reset for second
 - When fast comes back it does not change release, it just waits for it to become 0
 - Slow eventually sees release is 1, stops spinning, does work, comes back, sets release to 0, and both go forward.

Large-Scale Systems: Barriers

- Barrier with many processors
 - -Have to update counter one by one takes a long time
 - -Solution: use a combining tree of barriers
 - » Example: using a binary tree
 - » Pair up processors, each pair has its own barrier
 - E.g. at level 1 processors 0 and 1 synchronize on one barrier, processors 2 and 3 on another, etc.
 - » At next level, pair up pairs
 - Processors 0 and 2 increment a count a level 2, processors 1 and 3 just wait for it to be released
 - At level 3, 0 and 4 increment counter, while 1, 2, 3, 5, 6, and 7 just spin until this level 3 barrier is released
 - At the highest level all processes will spin and a few "representatives" will be counted.
 - » Works well because each level fast and few levels
 - Only 2 increments per level, log2(numProc) levels
 - For large numProc, 2*log2(numProc) still reasonably small

Summary

- * No more ideas for ILP, must go TLP
- * To first order, no one understands how to program multithreaded code (approximately nobody)
- * Brave new world for VN computing