# **Memory Consistency Models**


**CSEP 551** 

James Bornholt

## Memory consistency models

#### The short version:

- Multiprocessors reorder memory operations in unintuitive, scary ways
- This behavior is necessary for performance
- Application programmers rarely see this behavior
- But kernel developers see it all the time



Initially A = B = 0

#### Thread 1

```
A = 1
if (B == 0)
```

#### Thread 2

```
B = 1
         if (A == \emptyset)
print "Hello"; print "World";
```

What can be printed?

"Hello"?

Initially A = B = 0

#### Thread 1

```
A = 1
if (B == 0)
```

#### Thread 2

```
B = 1
         if (A == \emptyset)
print "Hello"; print "World";
```

What can be printed?

- "Hello"?
- "World"?

Initially A = B = 0

#### Thread 1

```
A = 1
if (B == 0)
```

#### Thread 2

```
B = 1
         if (A == \emptyset)
print "Hello"; print "World";
```

What can be printed?

- "Hello"?
- "World"?
- Nothing?

Initially A = B = 0

#### Thread 1

```
A = 1
if (B == 0)
```

#### Thread 2

```
B = 1
         if (A == \emptyset)
print "Hello"; print "World";
```

What can be printed?

- "Hello"?
- "World"?
- Nothing?
- "Hello World"?

This program should never print "Hello World".

#### Thread 1

```
A = 1
if (B == 0)
```

```
if (A == 0)
print "Hello"; print "World";
```

## This program should never print "Hello World".

#### Thread 1

# A = 1if (B == 0)

#### Thread 2

```
if (A == \emptyset)
print "Hello"; print "World";
```

A "happens-before" graph shows the order in which events must execute to get a desired outcome.

 If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

This program should never print "Hello World".

## 

A "happens-before" graph shows the order in which events must execute to get a desired outcome.

 If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

This program should never print "Hello World".

# Thread 1 Thread 2 A = 1 B = 1 if (B == 0) if (A == 0) print "Hello"; print "World";

A "happens-before" graph shows the order in which events must execute to get a desired outcome.

• If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

This program should never print "Hello World".

# Thread 1 Thread 2 A = 1if (B == 0)print "Hello"; print "World";

A "happens-before" graph shows the order in which events must execute to get a desired outcome.

 If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

This program should never print "Hello World".

# Thread 1 Thread 2 A = 1if (B == 0)print "Hello"; print "World";

A "happens-before" graph shows the order in which events must execute to get a desired outcome.

• If there's a cycle in the graph, an outcome is impossible—an event must happen before itself!

This program should never print "Hello World".

#### Thread 1

```
A = 1
if (B == 0)
```

```
if (A == 0)
print "Hello"; print "World";
```

## This program should never print "Hello World".

#### Thread 1

```
A = 1
r0 = B
if (r0 == 0) if (r1 == 0)
```

```
B = 1
              r1 = A
print "Hello"; print "World";
```

## This program should never print "Hello World".

#### **Thread 1**

$$A = 1$$
  
 $r0 = B$ 

$$B = 1$$

$$r1 = A$$

## This program should never print "Hello World".

#### Thread 1

$$A = 1$$
  
 $r0 = B$ 

#### Thread 2

$$B = 1$$


$$r1 = A$$


Not allowed: r0 = 0 and r1 = 0


- All operations executed in some sequential order
  - As if they were manipulating a single shared memory
- Each thread's operations happen in program order


Thread 1	Thread 2
A = 1	B = 1
r0 = B	r1 = A


Not allowed: r0 = 0 and r1 = 0















Can be seen as a "switch" running one instruction at a time




### **Executed**


$$A = 1$$
 $B = 1$ 
 $r1 = A (= 1)$ 

## Memory

$$A = 1$$
$$B = 1$$



Can be seen as a "switch" running one instruction at a time



## Core 2

### **Executed**

$$A = 1$$
 $B = 1$ 
 $r1 = A (= 1)$ 
 $r0 = B (= 1)$ 

## **Memory**

$$A = 1$$
$$B = 1$$

#### Two invariants:

- All operations executed in some sequential order
- Each thread's operations happen in program order

Says nothing about which order all operations happen in

Any interleaving of threads is allowed

Due to Leslie Lamport in 1979

Won the Turing award for this idea!

## Memory consistency models

- A memory consistency model defines the permitted reorderings of memory operations during execution
- A contract between hardware and software: the hardware will only mess with your memory operations in these ways
- Sequential consistency is the strongest memory model: allows the fewest reorderings/strange behaviors
  - (At least until you take CSEP 552!)

Assume sequential consistency, and all variables are initially 0.

#### **Thread 1**

#### Thread 2

$$(1) X = 1$$

$$(2) Y = 1$$

$$(3) \ r0 = Y$$

$$(4) r1 = X$$

Can r0 = 0 and r1 = 0?

Assume sequential consistency, and all variables are initially 0.

#### **Thread 1**

### Thread 2

$$(1) X = 1$$

$$(2) Y = 1$$

$$(3) \ r0 = Y$$

$$(4) r1 = X$$

Can r0 = 0 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Assume sequential consistency, and all variables are initially 0.

#### Thread 1

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$(4) r1 = X$$

Can 
$$r0 = 0$$
 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 1$ ?

Assume sequential consistency, and all variables are initially 0.

#### Thread 1

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$_{(4)} r1 = X$$

Can 
$$r0 = 0$$
 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 1? (1) \rightarrow (2) \rightarrow (3) \rightarrow (4)$ 

Assume sequential consistency, and all variables are initially 0.

#### **Thread 1**

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$_{(4)} r1 = X$$

Can 
$$r0 = 0$$
 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 1? (1) \rightarrow (2) \rightarrow (3) \rightarrow (4)$ 

Can 
$$r0 = 0$$
 and  $r1 = 1$ ?

Assume sequential consistency, and all variables are initially 0.

#### Thread 1

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$_{(4)} r1 = X$$

Can 
$$r0 = 0$$
 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 1? (1) \rightarrow (2) \rightarrow (3) \rightarrow (4)$ 

Can 
$$r0 = 0$$
 and  $r1 = 1? (1) \rightarrow (3) \rightarrow (4) \rightarrow (2)$ 

Assume sequential consistency, and all variables are initially 0.

#### **Thread 1**

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$(4) r1 = X$$

Can 
$$r0 = 0$$
 and  $r1 = 0? (3) \rightarrow (4) \rightarrow (1) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 1? (1) \rightarrow (2) \rightarrow (3) \rightarrow (4)$ 

Can 
$$r0 = 0$$
 and  $r1 = 1? (1) \rightarrow (3) \rightarrow (4) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 0$ ?

Assume sequential consistency, and all variables are initially 0.

#### **Thread 1**

$$(1) X = 1$$

$$(2) Y = 1$$

(3) 
$$r0 = Y$$

$$(4) r1 = X$$

Can r0 = 0 and r1 = 0? (3) 
$$\rightarrow$$
 (4)  $\rightarrow$  (1)  $\rightarrow$  (2)

Can 
$$r0 = 1$$
 and  $r1 = 1? (1) \rightarrow (2) \rightarrow (3) \rightarrow (4)$ 

Can 
$$r0 = 0$$
 and  $r1 = 1? (1) \rightarrow (3) \rightarrow (4) \rightarrow (2)$ 

Can 
$$r0 = 1$$
 and  $r1 = 0$ ? No!


# Why sequential consistency?

Agrees with programmer intuition!

# Why not sequential consistency?


- Horribly slow to guarantee in hardware
  - The "switch" model is overly conservative

# The problem with SC



# The problem with SC

These two instructions don't conflict—there's no need to wait for the first one to finish before executing the second.



### Core 2

### **Executed**

$$A = 1$$

# The problem with SC

These two instructions don't conflict—there's no need to wait for the first one to finish before executing the second.



$$A = 1$$

$$r0 = B$$

### Core 2

$$|B| = 1$$

### **Executed**

$$A = 1$$

Memory

And writing to memory takes *forever!* (about 100 cycles ≈ 30 ns)

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

$$A = 1$$
  
 $r0 = B$ 

# Core 1

Store buffer

# **Caches**

$$A = 0$$
$$B = 0$$

$$A = 0$$

$$B = 0$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

r0 = B

# Core 1

A = 1

Store buffer

# **Caches**

$$A = 0$$

$$B = \emptyset$$

$$B = \emptyset$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

r0 = B

# Core 1

Store buffer

$$A = 1$$


# **Caches**

$$A = \emptyset$$

$$A = 0$$
$$B = 0$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**



# Caches A = 0 B = 0

# Memory A = 0 B = 0

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

$$C = 1$$
  
 $r0 = C$ 

# Core 1

Store buffer

# **Caches**

$$C = \emptyset$$

$$C = \emptyset$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

$$C = 1$$
  
 $r0 = C$ 

# Core 1

$$C = 1$$

Store buffer

# **Caches**

$$C = \emptyset$$

$$C = \emptyset$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

### **Thread 1**

$$C = 1$$
  
 $r0 = C$ 

# Core 1

Store buffer

$$C = 1$$


# **Caches**


$$C = \emptyset$$


$$C = \emptyset$$

- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

$$C = 1$$
  
 $r0 = C$ 











- Store writes in a local buffer and then proceed to next instruction immediately
- The cache will pull writes out of the store buffer when it's ready

$$C = 1$$
  
 $r0 = C$ 









Thread 1 Thread 2


$$(1) A = 1$$

(1) 
$$A = 1$$
 (3)  $B = 1$ 

(2) 
$$r0 = B$$

(2) 
$$r0 = B$$
 (4)  $r1 = A$ 


Can r0 = 0 and r1 = 0?



Thread 1 Thread 2

(1) 
$$A = 1$$
 (2)  $P = B$  (3)  $B = 1$  (4)  $P = A$ 

Can r0 = 0 and r1 = 0? SC: No!



Thread 1 Thread 2

$$(1) A = 1$$


(1) 
$$A = 1$$
 (3)  $B = 1$ 

(2) 
$$r0 = B$$

(2) 
$$r0 = B$$
 (4)  $r1 = A$ 

Can r0 = 0 and r1 = 0?

SC: No!




Thread 1 Thread 2

- (1) (3) B = 1
- (2) r0 = B (4) r1 = A

Can r0 = 0 and r1 = 0?

SC: No!




Thread 1 Thread 2

- (1)
- (3) B = 1
- (2) r0 = B (4) r1 = A

Can r0 = 0 and r1 = 0?

SC: No!



Thread 1 Thread 2


$$(1) \qquad \qquad (3)$$

(2) 
$$r0 = B$$

(2) 
$$r0 = B$$
 (4)  $r1 = A$ 

Can r0 = 0 and r1 = 0?

SC: No!



Thread 1 Thread 2


$$(1) \qquad (3)$$

(2) 
$$r0 = B$$

(2) 
$$r0 = B$$
 (4)  $r1 = A$ 

Can 
$$r0 = 0$$
 and  $r1 = 0$ ?

SC: No!



Thread 1 Thread 2

(1)


(3)

(2)

(4) r1 = A

Can r0 = 0 and r1 = 0?

SC: No!



### Thread 1 Thread 2

(1)

(3)


(2)

(4) r1 = A

Can r0 = 0 and r1 = 0?

SC: No!

$$r0 = B (= 0)$$



### Thread 1 Thread 2

(1)

(3)


(2)

(4)

Can r0 = 0 and r1 = 0?

SC: No!

$$r0 = B (= 0)$$



### Thread 1 Thread 2

(1)

(3)

(2)


(4)

Can r0 = 0 and r1 = 0?

SC: No!

$$r0 = B (= 0)$$

$$r1 = A (= 0)$$




### Thread 1 Thread 2

- $(1) \qquad (3)$
- (2) (4)

Can r0 = 0 and r1 = 0?

SC: No!

$$r0 = B (= 0)$$
 $r1 = A (= 0)$ 
 $A = 1$ 



### Thread 1 Thread 2

(1)

(3)

(2)

(4)

Can r0 = 0 and r1 = 0?


SC: No!

$$r0 = B (= 0)$$

$$r1 = A (= 0)$$

$$A = 1$$

$$B = 1$$



Thread 1 Thread 2

- $(1) \qquad (3)$
- $(2) \qquad (4)$

Can r0 = 0 and r1 = 0?

SC: No! Store buffers: Yes!

```
void acquire(struct spinlock *lk) {
  while (atomic_test_and_set(&lk->locked, 1) != 0);
}

void release(struct spinlock *lk) {
  atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

### Store buffer

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
  while (atomic_test_and_set(&lk->locked, 1) != 0);
}

void release(struct spinlock *lk) {
  atomic_release(&lk->locked); // lk->locked = 0
}
```

### **Thread 1**

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

```
Store buffer *ptr = ...;
```

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
  while (atomic_test_and_set(&lk->locked, 1) != 0);
}

void release(struct spinlock *lk) {
  atomic_release(&lk->locked); // lk->locked = 0
}
```

### **Thread 1**

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

# Store buffer \*ptr = ...; flag = 1;

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
  while (atomic_test_and_set(&lk->locked, 1) != 0);
}

void release(struct spinlock *lk) {
  atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

```
Store buffer *ptr = ...;
```

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 1
```

# So, who uses store buffers?

# **Every modern CPU!**

- x86
- ARM
- PowerPC

•

# So, who uses store buffers?


# **Every modern CPU!**

• x86

ARM

PowerPC

•



Java code is 7–81% slower

# **Total Store Ordering (TSO)**

- Sequential consistency plus store buffers
- Allows more behaviors than SC
  - Harder to program!
- x86 specifies TSO as its memory model



# More esoteric memory models

- Partial Store Ordering (used by SPARC)
  - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
  - Allows writes to be reordered with other writes

# Write buffer

### **Thread 1**

X = 1Assume X and Z Y = 1 are on the same Z = 1

# More esoteric memory models

- Partial Store Ordering (used by SPARC)
  - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
  - Allows writes to be reordered with other writes

### Write buffer

X =	1							
		Y	=	1				
					Z	=	1	

### **Thread 1**

$$X = 1$$
Assume X and Z
 $Y = 1$  are on the same
 $Z = 1$ 

- Partial Store Ordering (used by SPARC)
  - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
  - Allows writes to be reordered with other writes

### Write buffer

X = 1		Z = 1	
	Y = 1		

### **Thread 1**

$$X = 1$$
Assume X and Z
 $Y = 1$  are on the same
 $Z = 1$ 

### **Executed**

- Partial Store Ordering (used by SPARC)
  - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
  - Allows writes to be reordered with other writes

# Write buffer Y = 1

### **Thread 1**

X = 1Assume X and Z Y = 1 are on the same Z = 1

### **Executed**

Χ	=	1	
Z	=	1	

- Partial Store Ordering (used by SPARC)
  - Write coalescing: merge writes to the same cache line inside the write buffer to save memory bandwidth
  - Allows writes to be reordered with other writes

# Write buffer

### Thread 1

X	=	1	Assume X and $\bar{z}$
Υ	=	1	are on the same
7	=	1	cache line

### **Executed**

X =	
Z =	
Y =	1

- Weak ordering (ARM, PowerPC, RISC-V)
  - No guarantees about operations on data
  - Almost everything can be reordered! 😡
  - One exception: dependent operations are ordered

```
ldr r0, #y
ldr r1, [r0]
ldr r2, [r1]
int** r0 = y; // y stored in r0
int* r1 = *r0;
int r2 = *r1;
```

# Even more esoteric memory models

- DEC Alpha
  - A successor to VAX...
  - Killed in 2001



- Dependent operations can be reordered!
- Lowest common denominator for the Linux kernel

- Every architecture provides synchronization primitives to make memory ordering stricter
  - Fence instructions prevent reorderings, but are expensive
  - Other synchronization primitives: read-modify-write/compare-and-swap/atomics, transactional memory, ...

```
movl $1,%[x] movl $1,%[y] movl %[y],%eax movl %[x],%ebx
```

- Every architecture provides synchronization primitives to make memory ordering stricter
  - Fence instructions prevent reorderings, but are expensive
  - Other synchronization primitives: read-modify-write/ compare-and-swap/atomics, transactional memory, ...

- Every architecture provides synchronization primitives to make memory ordering stricter
  - Fence instructions prevent reorderings, but are expensive
  - Other synchronization primitives: read-modify-write/compare-and-swap/atomics, transactional memory, ...

```
movl $1,%[x] movl $1,%[y] movl %[y],%eax movl %[x],%ebx
```

- Every architecture provides synchronization primitives to make memory ordering stricter
  - Fence instructions prevent reorderings, but are expensive
  - Other synchronization primitives: read-modify-write/compare-and-swap/atomics, transactional memory, ...

```
movl $1,%[x] movl $1,%[y]

mfence mfence

movl %[y],%eax movl %[x],%eax
```

```
void acquire(struct spinlock *lk) {
   while (atomic_test_and_set(&lk->locked, 1) != 0);
   __sync_synchronize();
}

void release(struct spinlock *lk) {
   __sync_synchronize();
   atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

### Store buffer

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
   while (atomic_test_and_set(&lk->locked, 1) != 0);
   __sync_synchronize();
}

void release(struct spinlock *lk) {
   __sync_synchronize();
   atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

```
Store buffer *ptr = ...;
```

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
   while (atomic_test_and_set(&lk->locked, 1) != 0);
   __sync_synchronize();
}

void release(struct spinlock *lk) {
   __sync_synchronize();
   atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

# Store buffer \*ptr = ...; flag = 1;

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
  while (atomic_test_and_set(&lk->locked, 1) != 0);
  __sync_synchronize();
}

void release(struct spinlock *lk) {
  __sync_synchronize();
  atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

## Store buffer \*ptr = ...; flag = 1;

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = null flag = 0
```

```
void acquire(struct spinlock *lk) {
   while (atomic_test_and_set(&lk->locked, 1) != 0);
   __sync_synchronize();
}

void release(struct spinlock *lk) {
   __sync_synchronize();
   atomic_release(&lk->locked); // lk->locked = 0
}
```

### Thread 1

```
acquire(lk);
*ptr = ...;
flag = 1;
release(lk);
```

### Store buffer

```
acquire(lk);
if (flag)
  use(ptr);
release(lk);
```

```
Memory ptr = ... flag = 1
```

```
X = 0
for i=0 to 100:
    X = 1
    print X
```

### **Thread 1**



```
X = 1
for i=0 to 100:
    print X
```

### **Thread 1**

```
X = 0
for i=0 to 100:
    X = 1
    print X
```

```
X = 1
for i=0 to 100:
    print X
```

### Thread 1

### Thread 2

$$X = \emptyset$$

### Thread 1

$$X = \emptyset$$

### Thread 1

### Thread 2

 $X = \emptyset$ 

### Thread 1

### Thread 2

111111111111...

11111111111...

### Thread 1

### Thread 2

$$X = \emptyset$$

11111111111...

### Thread 1

111111111111... 111111000000... Thread 2

 $X = \emptyset$ 

### Thread 1

### Thread 2

X = 0

11111111111...

11111011111...

### Thread 1

Thread 2

11111111111...

11111000000...

# Are computers broken?

- Every example so far has involved a data race
  - Two accesses to the same memory location
  - At least one is a write
  - Unordered by synchronization operations
- If there are no data races, reordering behavior doesn't matter
  - Accesses are ordered by synchronization, and synchronization forces sequential consistency
  - Note this is not the same as determinism

- Modern (C11, C++11) and not-so-modern (Java 5) languages guarantee sequential consistency for data-race-free programs ("SC for DRF")
  - Compilers will insert the necessary synchronization to cope with the hardware memory model
- No guarantees (undefined behavior) if your program contains even a single data race!
  - The intuition is that most programmers would consider a racy program to be buggy
  - Use a synchronization library!

### **Thread 1**

### Thread 2

$$X = \emptyset$$

### Thread 1

compiler

$$X = Q$$

com<sup>y</sup>, er

### **Thread 1**

```
AtomicInteger X = 0
for i=0 to 100:
    X.set(1)
    print X
```

### Thread 2

X.set(0)

### **Thread 1**

$$X = \emptyset$$

- So it all boils down to avoiding race conditions. How can we do that?
- Data race detection
  - Dynamic (i.e., have to trigger the race)
    - ThreadSanitizer: -fsanitize=thread for C/C++
    - Go: go run -race program.go
  - Static (i.e., without running the program)
    - Java: RacerD (Facebook)
- Data race prevention
  - Rust: ownership prevents aliasing, so racy accesses don't compile

# Memory models in the kernel

- But someone has to implement all that...
  - And in this course, that's you :-)
- Incredibly difficult to get right in the compiler and kernel
  - Countless bugs and mailing list arguments

# Manfred Spraul spin\_unlock optimization(i386)

the current spin\_unlock asm code is lock; btrl \$0,%0 it takes ~ 22 ticks on my PII/350. I think it's possible to replace that with movl \$0,%0 which would be a simple, pairable single-tick instruction.

```
Manfred Spraul
spin_unlock optimization(i386)
the curr
```

```
the curr lock; the curr lock; the takes it takes. It does NOT WORK! Let the FreeBSD people use mov1 $6 it, and then get faster timings. They will crash, which we wentually. Single-to the above CAN return 1 [...]

I might be proven wrong, but I don't think I am.
```

```
Manfred Spraul
spin_unlock optimization(i386)
the curr Linus Torvalds
        Re: spin_unlock optimization(i386)
it takes
I think it It does NOT
                    Erich Boleyn
mov1 $ it, and then
                    Re: spin_unlock optimization(i386)
which v eventually.
                     It will always return 0.
single-t [...]
        the above (
                    Erich Boleyn
                    PMD IA32 Architecture
        I might be p
                     Intel
```

```
Manfred Spraul
spin_unlock optimization(i386)
the curr Linus Torvalds
        Re: spin_unlock optimization(i386)
it takes
I think it It does NOT
                    Erich Boleyn
mov1 $ it, and then
                    Re: spin_unlock optimization(i386)
which v eventually.
                    It will always return 0.
single-t [...]
        the above (
                    Erich Boleyn
                    PMD IA32 Architecture
        I might be p
                     Intel
```

[119 emails later ...]

### **Manfred Spraul** spin\_unlock optimization(i386)

the curr Linus Torvalds lock; Re: spin\_unlock optimization(i386) it takes I think it It does NOT mov1 \$ it, and then which v eventually. single-t [...] the above ( I might be p

**Erich Boleyn** Re: spin\_unlock optimization(i386)

It will always return 0.

Erich Boleyn PMD IA32 Archite Intel

**Linus Torvalds** Re: spin\_unlock optimization(i386)

[119 emails

later ...]

I'm happy.

Everybody has convinced me that yes, the Intel ordering rules are strong enough that all of this really is legal

- New in 2018: a formal Linux kernel memory model
  - tools/memory-model/Documentation/explanation.txt
  - Only 12,000 words!

# "Reordering" in computer architecture

- Today: memory consistency models
  - Ordering of memory accesses to different locations
  - Visible to programmers!
- Cache coherence protocols
  - Ordering of memory accesses to the same location
  - Not visible to programmers
- Out-of-order execution
  - Ordering of execution of a single thread's instructions
  - Significant performance gains from dynamically scheduling
  - Not visible to programmers
    - Except through bugs Spectre/Meltdown

# Memory consistency models

- Multiprocessors reorder memory operations in unintuitive, scary ways
- This behavior is necessary for performance
- Application programmers rarely see this behavior
- But kernel developers see it all the time

