Basic 3 State Protocol: Processor Actions
come from mem. or from another cache)
come from mem. or from another cache)
Transitions from Invalid state won’t be shown in forthcoming figures
Write hit (will also send a transaction on bus)
Read miss and Write miss will send corresponding transactions on the bus