Speed improvement: expose ISA to the compiler/user

• Pipeline level

  • Scheduling to remove hazards, reduce load and branch delays

• Control flow prediction

Static prediction and/or predication; code placement in cache

• Loop unrolling

Reduce branching but increase register pressure

• Memory hierarchy level

Instructions to manage the data cache (prefetch, purge)

• Etc…

Previous slide

Next slide

Back to first slide

View graphic version