Basics Of Tera Design
Instructions are [arithmetic, control, memory] or [arithmetic, arithmetic, memory]
Ready instructions issue on each tick, but there is a 16 tick minimum issue delay for consecutive instructions from a thread
Each (memory) instruction has a 3 bit tag telling how many instructions forward are independent of this memory reference
Average memory latency w/o contention 70 cycles