Dealing With Latency

3/4/99


Click here to start


Table of Contents

Random Numbers

Random Numbers, Continued

Dealing With Latency

Relaxed Consistency Models

Basically A Good Idea

Latency Hiding In Model Of Computation

In ZPL ...

ZPL’s Efficient Code Generation

ZPL’s Latency Tolerance

Choi’s Optimizations

Choi’s Numbers

Basic LT Machine Design

Overlap Communication w/Computation

Latency Tolerance In Architecture

Two Techniques For Multithreading

Four Threads, Blocked Approach

Six Threads, Interleaved Approach

Benefits Of Available Threads

Affects Of Pipelining

Basics of Denelcor HEP

Basics Of Tera Design

More On Tera

An Alternative Design

Four Threads For Interleaved Scheme

Latency Tolerance Summary

Reading

Parallel Algorithmic Techniques

Parallel Algorithms: LU Decomposition

Solutions To Load Balance

Algorithms: N-body Computations

N-body Representation

N-body (Barnes Hut) Algorithm

Author: Snyder

Email: snyder@cs.washington.edu

Home Page: http://www.cs.washington.edu/education/courses/596/CurrentQtr/

Other information:
CSE 596: Parallel Computation

Download presentation source