Transient State Diagram

Transient states are not part of the state bits in the cache, but are implied by protocol behavior

Note S --->M, I--->M etc.

Previous slide

Next slide

Back to first slide

View graphic version