Dragon -- An Update Protocol
The caches are the valid memory contents -- memory is changed only when a line is needed
Introduce Shared clean (Sc) and Shared Modified (Sm) states, dump Invalid
Need to introduce the concept of Read Miss and Write Miss
Add a “shared” line to the bus
The basic idea: Keep all lines of all caches current -- note that updates will update modified word only