Partial Order On Memory Operations

Write bus transactions define a global sequence of events between which processors can read ... any total order produced by interleaving

P0

P0

P0

Previous slide

Next slide

Back to first slide

View graphic version