



		arative Re				
0						
	when the inner loop is compute intensive					
0	Matched Filter Computation					
		Implementation	Time per Sig	Speed-up		
		FPGA Cray XD-1	0.78 sec	3.91		
		GPU Nvidia 7900	1.00 sec	3.1		
		Cell	0.38 sec	8.0		
		CPU 3.2GHzXeon	3.05 sec	1.0		





Atomic						
An easier-to-use and harder-to-implement primitive						
<pre>void deposit(int x){   synchronized(this){     int tmp = balance;     tmp += x;     balance = tmp; }}</pre>						
lock acquire/release	(behave as if) no interleaved computation; no unfair starvation					

