More On Tera II
•Since there is a 16 instruction minimum
issue delay,
it takes 16 threads to execute sequentially without latency
hiding
•Each (memory) instruction has a 3 bit tag telling how many
instructions forward are independent of this memory reference (in this thread)
•Average
memory latency without contention is 70 cycles
•