





In theory memory a delay of λ is not a show stopper; simply switch to other work while waiting for a memory value to be returned Requires (in theory) P log P threads, but it's actually λP, and grows however λ grows

Threads are often abundant, but it is difficult always to have  $\lambda P$  threads, e.g. at decision points

3





- Focus on keeping 1 processor busy in the presence of long latencies to shared memory, but expect to use many such processors
  - Use multithreading
  - Requires no special software as long as the compiler can produce more threads than processors
  - · Handles both predictable and unpredictable situations
  - · Handles long latencies even as they grow
  - Doesn't affect the memory consistency model, i.e. shared variables must be locked or use other mechanism

5

utilization = work\_time work\_time+switching+idle

















- Since there is a 16 instruction minimum issue delay, it takes 16 threads to execute sequentially *without* latency hiding
- Each (memory) instruction has a 3 bit tag telling how many instructions forward are independent of this memory reference (in this thread)
- Average memory latency without contention is 70 cycles

13

# <section-header><list-item><list-item><list-item><table-container>

## <section-header><section-header><section-header><section-header><section-header><section-header><section-header>







### **Networks**

- Full cross-bar is not practical
- · Direct and Indirect Networks are alternatives
  - Indirect, e.g.  $\Omega$ -network
    - Has only "long" paths of O(log P), no nearest neighbor
    - Multiple references to a location can collide, so try combining at the switches
    - In fact, exploit combining with Fetch&Add -- it's better for shared memory than Test&Set because it "schedules"
    - Both Fetch&Adds and Load/Stores can be combined
    - Combining requires "smart" switches that slow net
    - Analysis shows combining opportunities are rare; hot spots due to colliding references to different locations is the problem

F&A + combine is smart but flawed



### Architecture

## Main architecture decision: hardware support for shared memory or not?

- Non-shared memory architectures are successful
  - Simpler designs, means faster designs
  - Leave memory management to software/programmer
  - A single address space is easy and useful
  - "Proper HW support for shared memory" is still unknown and getting less realistic as technology improves
  - · Avoid message passing and its copy/marshal overhead
  - One-sided communication (shmem) is very efficient because it reduces communication's synchronization
  - Shmem allows "strided communication" with pipelining

Single address space, 1-sided communication is best



### Architecture (continued)

- Symmetric-multiprocessors (SMPs) are an effective way to share memory on a small scale
  - Cache controllers snoop memory bus
  - The bus becomes the "time sequencing" point of the system, where modification order is defined
  - Various protocols speed performance with greater complexity
  - "DSM Homework sharing" would be reasonably efficient on SMP ... cost only about '2x' over non-share
  - Bus is serially used, limiting generalization to small #s

SMP is a standard architecture

23





- ZPL 1<sup>st</sup> (and still only) parallel language with performance model (WYSIWYG)
  - Designed from first principles to help programmers
  - No explicit concurrency, communication, or synch.
  - Programmer is insulated from details, but it is possible to write efficient solutions with WYSIWYG
  - Compiler is heavily optimized, both seq. and para.
  - The communication abstraction is Ironman -- four procedures that mark sender's/receiver's active regions -- uses native communication of machine

**ZPL** is convenient and efficient

25





Everyone thinks shared memory is the natural parallel extension of sequential computing: "Ignore memory reference time like vN model, and let HW give the flat memory illusion"

- Memory reference time is key to good algs:
  - Find maximum is the example
    - Best ignore-memory-time (PRAM) is Valiant O(log log P)
    - Best consider-memory-time (CTA) is tournament O(log P)
    - (Actual?) implementation of Valiant's alg O(log P loglog P)
    - Actual implementation of tournament O(log P)

PRAM hides a critical cost => it's hard to get results



### Concepts

- The powerful parallel computation ideas are:
  - Pipelining, perform some operations and then pass the task along for completion by other units
  - Overlap, perform communication & computation simultaneously since they need separate resources
  - Partition, form independent (as possible) tasks and assign separate processors to each
  - Most parallel algorithms use a combination of these
    - Languages should support these concepts
    - ZPL does overlap and partitioning for all computations up to available resources, and has abstraction for pipelining

More abstractly: Decompose into independent parts





- Summary for successful parallel computation
  - Rather than using a shared memory abstraction, use the CTA model; it reflects costs accurately
  - Use ZPL for programming to get convenience, speed and portability; use MP as last resort
  - Be suspicious of claims like the "problems" with shared memory have been solved by new machine
  - When choosing architecture, prefer support for global addressing, 1-sided communication, point-topoint network, (randomizing) non-minimal adaptive routing, SMP nodes

31

The perfect parallel machine has yet to be built

