Shared Memory Without A Bus

In SMPs the bus is a centralized point where the writes can be serialized. When no such point exists, as in large parallel computers, the situation gets very much more complicated. We continue our examination of shared memory implementations

Source: Culler/Singh, Parallel Computer Architectures, MK '99

Preliminaries

- The computers implementing shared memory without a central bus are called "distributed shared memory" (DSM) machines
- The subclass is the CC-NUMA machines, for cache coherent non-uniform memory access
- On an access-fault by the processor
 - Find out information about the state of the cache block in other machines
 - · Determine the exact location of copies, if necessary
 - Communicate with other machines to implement the shared memory protocol





How Does It Work?

- Using the directory it is possible to maintain cache coherency in a DSM, but its complex (and time consuming)
- To illustrate, we work through the protocols to maintain memory coherency
- Concepts
 - Events: A read or write access fault
 - Cache fields these for local data, controller fields these for remotely allocated data
 - Proc/Proc communication is by packets through the interconnection network



- Node, a processor, cache and memory
- Home node, node whose main memory has the block allocated
- Dirty node, a node with a modified value
- Owner, node holding a valid copy, usually the home or dirty node
- Exclusive node, holds only valid cached copy
- Requesting node, (local) node asking for the block

Sample Directory Scheme

- Local node has access fault
- Sends request to home node for directory information
 - Read -- directory tells which node has the valid data and the data is requested
 - Write -- directory tells nodes with copies ... Invalidation or update requests are sent
- Acknowledgments are returned
- Processor waits for all ACKs before completion

Notice that many transactions can be "in the air" at once, leading to possible races



A Closer Look (Read) I

- Postulate 1 processor per node, 1 level cache, local MSI protocol [from last week]
- On a read access fault at P_x, the local directory controller determines if block is locally/remotely allocated
 - If local, it delivers data
 - If remote it finds the home ... by high order bits probably
- Controller sends request to home node for blk
- Home controller looks up directory entry for blk
 - Dirty bit OFF, controller finds blk in memory, sends reply, sets xth presence bit ON



A Closer Look (Write) I

On a write access fault at P_x , the local directory controller checks if the block is locally/remotely allocated; if remote it finds the home

- Controller sends request to home node for blk
- Home controller looks up directory entry of blk
 - Dirty bit OFF, the home has a clean copy
 - Home node sends data to P_x w/presence vector
 - Home controller clears directory, sets xth bit ON and sets dirty bit ON
 - P_x controller sends invalidation request to all nodes listed in the presence vector

A Closer Look (Write) II

- P_x controller awaits ACKs from all those nodes
- P_x controller delivers blk to cache in dirty state
- Dirty bit is ON
 - Home notifies owner P_y of P_x 's write request
 - P_v controller invalidates its blk, sends data to P_x
 - Home clears y^{th} presence bit, turns x^{th} bit ON and dirty bit stays ON
- On writeback, home stores data, clears both presence and dirty bits



















Break		

Alternative Directory Schemes

- The "bit vector directory" is storage-costly
- Consider improvements to Mblk*P cost
 - Increase block size, cluster processors
 - Just keep list of Processor IDs of sharers
 - Need overflow scheme
 - Five slots probably suffice
 - Link the shared items together
 - · Home keeps the head of list
 - List is doubly-linked
 - New sharer adds self to head of list
 - Obvious protocol suffices, but watch for races



- An obvious difference between directory and bus solutions is that for directories, the invalidate request grows as the number of processors that are sharing
- Directories take memory
 - 1 bit per block per processor + c
 - If a block is B bytes, 8B processors imply 100% overhead to store the directory

Performance Data

- To see how much sharing takes place and how many invalidations must be sent, experiments were run
- · Summarizing the data
 - Usually there are few shares
 - The mode is 1 other processor(s) sharing ~ 60
 - The "tail" of the distribution stretches out for some applications
- Remote activity increases as the number of processors
- Larger block sizes increase traffic, 32 is good







Serialization

- The bus defines the ordering on writes in SMPs
- For directory systems, memory (home) does
- If home always has value, FIFO would work
 - Consider a block in modified state and two nodes requesting exclusive access in an invalidation protocol: The requests reach home in one order, but they could reach the owner in a different order; which order prevails?
- Fix: Add "busy state" indicating transaction in flight







Relaxed Consistency Models

- Since sequential consistency is so strict, alternative schemes allow reordering of reads and writes to improve performance
 - total store ordering (TSO)
 - partial store ordering (PSO)
 - relaxed memory ordering (RMO)
 - processor consistency (PC)
 - weak ordering (WO)
 - release consistency (RC)
- Many are difficult to use in practice







Summary

- Shared memory support is much more difficult when there is no bus
- A directory scheme achieves the same result, but the protocol requires a substantial number of messages, proportional to the amount of sharing
- Coherency applies to individual locations
- Consistent memory requires additional software or hardware to assure that updates or invalidations are complete