Write Serialization
•
•
•
•
•
For fulfilling “seen by all processors” a bus is
a perfect solution
Implied property of Cache Coherency:
Write Serialization … all writes to a location
are seen in the same order by all processors
