Cache Coherence -- The Problem
•Processors can modify shared locations without other
processors being aware of it unless special hardware is added
P1 reads a into its cache
P3 reads a into its cache
P1
P3
P1
4
P2
P3
4
4
Memory
a:
a: