Partial Order On Memory Operations
Write bus transactions define a global sequence of events;
between writes processors can read … any total order produced by
interleaving
R
R
R
R
R
R
R
R
W
R
R
R
R
R
R
R
W