Implementing Fetch&Add
•
Fetch&Add assumes a flat shared memory as
implemented by a “dance hall architecture”
P
0
PNI
P
1
PNI
P
2
PNI
P
6
PNI
P
7
PNI
P
3
PNI
P
4
PNI
P
5
PNI
Interconnection Network
M
0
MNI
M
1
MNI
M
2
MNI
M
3
MNI
M
4
MNI
M
6
MNI
M
5
MNI
M
7
MNI