Model Must Be “Realizable”
•There should be no “magic”
•Explain how the processors connect to the memory
P1
P0
P3
P2
P5
P4
P7
P6
Memory
A
B
C