Energy and scaling
Scaling reduces energy per unit computation
- Chip power ? CLVdd2 f
- CL is total load capacitance, f is switching frequency
- Note: Equation deviates for submicron devices
Scaling affects all three variables
- Less gate area (less channel charge) ? smaller CL
- Shorter channel ? E-fields increase ? can reduce Vdd
- Smaller devices ? faster clock rates