Synchronous design

• Digital designs are almost always synchronous

  • All voltages change at particular instants in time
    • At a rising clock edge
  • The computation is paced by the clock
    • The clock hides transient behavior
  • The clock forces the circuit to a known state at regular intervals
    • Error-free sequencing of our algorithms

The circuit transitions among a finite number of states at every clock edge

Previous slide

Next slide

Back to first slide

View graphic version