

NetCache: Balancing Key-Value Stores with Fast In-Network Caching

NetCache is a **rack-scale key-value store** that leverages **in-network data plane caching** to achieve

billions QPS throughput

&

~10 µs latency

even under

highly-skewed

&

rapidly-changing

workloads.

New generation of systems enabled by programmable switches ☺

Goal: fast and cost-efficient rack-scale key-value storage

❑ **Store, retrieve, manage key-value objects**

- Critical building block for large-scale cloud services



- Need to **meet aggressive latency and throughput objectives efficiently**

❑ **Target workloads**

- Small objects
- Read intensive
- **Highly skewed and dynamic key popularity**


Key challenge: highly-skewed and rapidly-changing workloads

Q: How to provide effective dynamic load balancing?

low throughput

&


high tail latency



Opportunity: fast, small cache can ensure load balancing


Cache absorbs hottest queries

Balanced load




Opportunity: fast, small cache can ensure load balancing

[B. Fan et al. SoCC'11, X. Li et al. NSDI'16]




Cache $O(N \log N)$ hottest items
E.g., 10,000 hot objects




N: # of servers
E.g., 100 backends with 100 billions items

Requirement: cache throughput \geq backend aggregate throughput

NetCache: towards billions QPS key-value storage rack



NetCache: towards billions QPS key-value storage rack




Key-value caching in network ASIC at line rate?

- ❑ How to identify application-level packet fields?
- ❑ How to store and serve variable-length data?
- ❑ How to efficiently keep the cache up-to-date?


PISA: Protocol Independent Switch Architecture

- **Programmable Parser**
 - Converts packet data into metadata
- **Programmable Match-Action Pipeline**
 - Operate on metadata and update memory states



PISA: Protocol Independent Switch Architecture



- **Programmable Parser**
 - Parse custom key-value fields in the packet
- **Programmable Match-Action Pipeline**
 - Read and update key-value data
 - Provide query statistics for cache updates




PISA: Protocol Independent Switch Architecture

Control plane (CPU)

Data plane
(ASIC)




NetCache rack-scale architecture



- **Switch data plane**
 - Key-value store to serve queries for cached keys
 - Query statistics to enable efficient cache updates
- **Switch control plane**
 - Insert hot items into the cache and evict less popular items
 - Manage memory allocation for on-chip key-value store


Data plane query handling



Key-value caching in network ASIC at line rate

- □ How to identify application-level packet fields ?
- How to store and serve variable-length data ?
- How to efficiently keep the cache up-to-date ?

NetCache Packet Format



- Application-layer protocol: compatible with existing L2-L4 layers
- Only the top of rack switch needs to parse NetCache fields

Key-value caching in network ASIC at line rate


- ❑ How to identify application-level packet fields ?
→
- ❑ How to store and serve variable-length data ?
- ❑ How to efficiently keep the cache up-to-date ?

Key-value store using register array in network ASIC


```
action process_array(idx):
    if pkt.op == read:
        pkt.value ← array[idx]
    elif pkt.op == cache_update:
        array[idx] ← pkt.value
```



Key-value store using register array in network ASIC



Variable-length key-value store in network ASIC?



Key Challenges:

- ❑ No loops due to strict timing requirements
- ❑ Need to minimize hardware resources consumption
 - Number of table entries
 - Size of action data from each entry
 - Size of intermediate metadata across tables

Combine outputs from multiple arrays

Lookup Table

Match	<code>pkt.key == A</code>
Action	<code>bitmap = <u>111</u></code> <code>index = 0</code>

pkt.value:

<u>A0</u>	<u>A1</u>	<u>A2</u>
-----------	-----------	-----------


Bitmap indicates arrays that store the key's value

Index indicates slots in the arrays to get the value

Minimal hardware overhead


Value Table 0

Match	<code>bitmap[0] == 1</code>
Action	<code>process_array_0</code>




Value Table 1

Match	<code>bitmap[1] == 1</code>
Action	<code>process_array_1</code>



Value Table 2

Match	<code>bitmap[2] == 1</code>
Action	<code>process_array_2</code>



Combine outputs from multiple arrays

Lookup Table


Match	pkt.key == A	pkt.key == B
Action	bitmap = <u>111</u> index = 0	bitmap = <u>110</u> index = 1

pkt.value:

A0	A1	A2
B0	B1	


Value Table 0

Match	bitmap[0] == 1
Action	process_array_0 (index)




Value Table 1

Match	bitmap[1] == 1
Action	process_array_1 (index)



Value Table 2

Match	bitmap[2] == 1
Action	process_array_2 (index)



Combine outputs from multiple arrays

Lookup Table	Match	pkt.key == A	pkt.key == B	pkt.key == C
	Action	bitmap = <u>111</u> index = 0	bitmap = <u>110</u> index = 1	bitmap = <u>010</u> index = 2
	<u>pkt.value:</u>	<u>A0</u> <u>A1</u> <u>A2</u>	<u>B0</u> <u>B1</u>	<u>C0</u>

Value Table 0	Match	bitmap[0] == 1	0	1	2	3
	Action	process_array_0 (index)	<u>A0</u>	<u>B0</u>		

Value Table 1	Match	bitmap[1] == 1	A1	B1	C0	
	Action	process_array_1 (index)				

Value Table 2	Match	bitmap[2] == 1	<u>A2</u>			
	Action	process_array_2 (index)				

Combine outputs from multiple arrays

Match	pkt.key == A	pkt.key == B	pkt.key == C	pkt.key == D
Action	bitmap = 111 index = 0	bitmap = 110 index = 1	bitmap = 010 index = 2	bitmap = 101 index = 2
pkt.value	A0 A1 A2	B0 B1	C0	D0 D1

Match	bitmap[0] == 1
Action	process_array_0 (index)

→

0	1	2	3
A0	B0	D0	

Match	bitmap[1] == 1
Action	process_array_1 (index)

→

A1	B1	C0	
----	----	----	--


Match	bitmap[2] == 1
Action	process_array_2 (index)

→


A2		D1	
----	--	----	--

Cache insertion and eviction

- Challenge: cache the hottest $O(N \log N)$ items with **limited insertion rate**
- Goal: react quickly and effectively to workload changes with **minimal updates**



Query statistics in the data plane





- Cached key: per-key counter array
- Uncached key
 - Count-Min sketch: report new hot keys
 - Bloom filter: remove duplicated hot key reports

Prototype implementation and experimental setup

- Switch
 - P4 program (~2K LOC)
 - Routing: basic L2/L3 routing
 - Key-value cache: **64K items** with **16-byte key** and up to **128-byte value**
 - Evaluation platform: one 6.5Tbps Barefoot Tofino switch
- Server
 - 16-core Intel Xeon E5-2630, 128 GB memory, 40Gbps Intel XL710 NIC
 - TommyDS for in-memory key-value store
 - Throughput: **10 MQPS**; Latency: **7 us**


The “boring life” of a NetCache switch

Single switch benchmark



And its “not so boring” benefits

1 switch + 128 storage servers



**3-10x throughput
improvements**

Conclusion: programmable switches beyond networking

- Cloud datacenters are moving towards ...
 - Rack-scale disaggregated architecture
 - In-memory storage systems
- Programmable switches can do more than packet forwarding
- New generations of systems enabled by programmable switches

Course Wrap Up

- Classical algorithms: Clocks, snapshots, Paxos, 2PC, Registers, Binary Consensus, BFT, etc.
- System implementations: EPaxos, Spanner, Tapir, FaRM, etc.
- Hot Topics: Bitcoin, Algorand, in-network computing, distributed training, etc.
- There is more in the literature!

Logistics

- Project report due on Dec 12th
- Course evals at:
 - <https://uw.iassystem.org/survey/215115>