

Units of allocation

What are the units of allocation?

- variables?
- separate def/use chains (live ranges)?
- values?
 - i.e., variables, in SSA form after copy propagation





Computing interference graph		Allocating register	s using interference	graph
Construct as side-effect of live variables analysis backwards iterative dfa algorithm 		Allocating variables to finding a <i>k</i> -coloring	<i>k</i> registers is equivalent of the interference graph	to n
Flow function: identify defs & last uses $LV_x := \dots y \dots$:		k-coloring: color nodes adjacent nodes haoptimal graph color	s of graph using up to <i>k</i> c ve different colors oring: NP-complete	olors,
LV _{if} :				
Craig Chambers 185	CSE 501	Craig Chambers	186	CSE 501

Spilling

If can't find *k*-coloring of interference graph, must **spill** some variables to stack, until the resulting interference graph is *k*-colorable

Which to spill?

- · least frequently accessed variables
- most conflicting variables (nodes with highest out-degree)

Weighted interference graph:

weight(n) =
 sum over all references (uses and defs) r of n:
 execution frequency of r

Try to spill nodes with lowest weight and highest out-degree, if forced to spill

Static frequency estimates

Initial node: weight = 1 Nodes after branch: 1/2 weight of branch Nodes in loop: 10x nodes outside loop

Dynamic profiles could give better frequency estimates

Just need heuristic ranking of variables

188

Simple greedy allocation algorithm		Examp
For all nodes, in decreasing order of weight:try to allocate node to a register, if possibleif not, allocate to a stack location		
Reserve 2-3 scratch registers to use when manipulating nodes allocated to stack locations		е
		Assume
Craig Chambers 189 CSE 501		Craig Chan
	•	

Craig Chambers

191



The algorithm Improvement #1: add simplification phase [Chaitin 82] while interference graph not empty: Key idea: while there exists a node with < *k* neighbors: remove it from the graph nodes with < k neighbors can be allocated push it on a stack after all their neighbors, but still guaranteed a register if all remaining nodes have *k* neighbors, then **blocked**: pick a node to spill So remove them from the graph first (choose node with lowest (spill cost/degree)) • reduces the degree of the remaining nodes remove node from graph add to spill set Must resort to spilling only when all remaining nodes have degree $\geq k$ if any nodes in spill set: insert spill code for all spilled nodes (insert stores after defs, loads before uses) reconstruct interference graph, start over while stack not empty: pop node from stack allocate to register 192

CSE 501

Craig Chambers



Weight Order:

c d

 a_2

b

a₁

е



Improvement #2: blocked doesn't mean spill

[Briggs et al. 89]

Key idea:

just because a node has *k* neighbors doesn't mean it will need to be spilled (neighbors may get overlapping colors)

Algorithm:

Craig Chambers

Like Chaitin, except:

- when removing blocked node, just push onto stack ("optimistic spilling")
- when done removing nodes:
 - pop nodes off stack and see if they can be allocated

197

· really spill only if it can't be allocated at this stage

Other miscellaneous enhancements

Improvement #3: live range splitting

Priority-Based Coloring [Chow & Hennessy 84]

- Key idea: if a variable can't be allocated to a register, try to split it into multiple subranges that can be allocated separately
 - · move instructions inserted at split points
 - some live range pieces in registers, some in memory \Rightarrow selective spilling



198





CSE 501



Calling conventions

Goals:

- · fast calls
 - pass k arguments in registers, result in register
- language-independent
- support debugger, profiler, etc.

Problematic language features:

- varargs
- passing/returning aggregates
- returning multiple values
- exceptions, setjmp/longjmp

Callee-save vs. caller-save registers

Need a convention at calls for which registers managed by caller (caller-save) and which managed by callee (callee-save)

• SPARC has hardware-save registers, too

Caller-save:

- caller must save/restore any caller-save registers
 live across calls
- callee is free to use these registers w/o any overhead

Callee-save:

- · callee must save/restore any callee-save registers it uses
- · caller is free to use these registers, even across calls

Hardware-save:

· caller and callee can use freely

204

A problem with ca	allee-save registers	Ň		Impact on regist	er allocator	
Run-time utilities (e.g programming env need to be able to particular stack fr Caller-save registers Callee-save registers	g. longjmp) and irronment tools (e.g. deb o find contents of registe ame are on stack in stack fra s?	ugger) rs relative to a me at known place		How should registe Simple: calling-con • spill all live call • save all callee	r allocator deal w/ calling vention-oblivious register er-save registers before o save registers at entry, r	conventions? allocation call, restore after call estore at return
				Better: calling-conv • incorporate pre • call kills caller- • allocator know save/restor • live-range spli before call/ • entry is def of a • allocator know	ention-aware register all eferred registers for forms save registers vs to avoid these registers, e code turns into normal spi tting particularly useful to sp during call/after call segmer all callee-save registers, vs must spill these registers	ocation als, actuals lls blit var into its exit is use if used in proc
Craig Chambers	205	CSE 501	(Craig Chambers	206	CSE 501
			Ň			

Exploiting callin	g convention			Rich man's inter	procedural register	allocation
Calling-convention- can customize it	aware register allocator ts usage to use "cheaper"	registers		Allocate registers ac caller and callee	cross calls to minimize subgraph	overlap between
 leaf routines (tr 	ry to) use only caller-save	registers				
 routines with car variables live 	alls use callee-save regist e across calls	ers for		Allocate global varia	bles to registers over e	entire program
Poor man's interpro	ocedural register allocatior	1		Could do compile-tir + gains most ben - might be expen	ne interprocedural regi efit sive	ister allocation
				 might be expension might require lo change 	ts of recompilation afte	er programming
				Or, could do link-tim	e re-allocation	
				+ low compile-tim	e cost	
				+ little impact on a	separate compilation	
				 – cost at link time 	I Contraction of the second	
				 probably less e 	ffective	
Craig Chambers	207	CSE 501	(Craig Chambers	208	CSE 501

Wall's link-time register allocator

[Wall 86]

Compiler does local allocation + planning for linker

- · generates call graph info
- generates variable usage info for each proc
- generates register actions
 executed by linker if variable allocated to register

Linker does interprocedural allocation & patches compiled code

- determines interference graph among variables
- · picks best additional variables to allocate to registers
- executes register actions for those vars to patch compiled code

209

Register actions

Describe changes to code if given var allocated to a register

OPx(var): replace operand x with reg allocated to var RESULT(var): replace result with reg allocated to var REMOVE(var): delete instruction if var allocated to a reg

Use: for each variable var

- r := load var: REMOVE(var)
- rk := ri op rj: OP1(var) if var loaded into ri, OP2(var) if var loaded into rj, RESULT(var) if var stored from rk,
- store var := r: REMOVE(var)

Craig Chambers

```
CSE 501
```

Craig Chambers

210

Example

Source code:

w = (x + y) * z;

original code	register actions					
original code	x	У	z	w		
rl := load x	REMOVE					
r2 := load y		REMOVE				
r3 := r1 + r2	OP1	OP2				
r4 := load z			REMOVE			
r5 := r3 * r4			OP2	RESULT		
store w := r5				REMOVE		

A problem

What if loaded value is still live after an overwriting store?

Example: w = y + + * z;

original codo	register actions					
original code	У	z	w			
rl := load y	REMOVE					
r2 := r1 + 1	OP1, RESULT					
store y := r2	REMOVE					
r2 := load z		REMOVE				
r1 := r1 * r2	OP1	OP2	RESULT			
store w := r1			REMOVE			

These register actions are broken, if $\ensuremath{\scriptscriptstyle Y}$ in a register!

```
ry := ry + 1
r2 := load z
r1 := ry * r2 // ry reads updated y value, not original
store w := r1
```

CSE 501

Solution

Need two more actions:

LOAD(var): replace load with move from reg holding var STORE(var): replace store with move to reg holding var

Use LOAD(var) instead of REMOVE(var) if var is stored into while result of load is still live Use STORE(var) instead of REMOVE(var) if rhs is stored into more than one variable

Example: $w = x = y^{++} * z;$

original code	register actions					
original code	x	У	z	w		
r1 := load y		LOAD				
r2 := r1 + 1		RESULT				
store y := r2		REMOVE				
r2 := load z			REMOVE			
r1 := r1 * r2			OP2	RESULT		
store x := r1	STORE			OP1		
store w := r1				REMOVE		
Craig Chambers	21	13		CSE 501		

Link-time operations

Construct weighted call graph from compiler tables

- · weights can come from static estimates or profile info
- · each proc annotated with list of used local vars

Traverse call graph bottom-up, assigning locals to **groups** (a kind of interference graph)

- no simultaneously-live locals in same group
- each global in its own group
- · group weighted by sum of members' weights
- · recursion & indirect calls pose complications

Allocate groups to registers in decreasing order of weight

Run register actions during code relocation to improve code

Craig Chambers

CSE 501

214



Results			
DECWRL Titan RIS	C processor: 64 registe	ers	
Basic experiment: • local compile-tin • interprocedural • simple static free • smallish benchn ⇒ 10-25% speed-up	ne allocation uses 8 re ink-time allocator uses quency estimates nark programs over local allocation a	gisters 52 registers Ilone	
Small improvements Small improvements • more pronounce Less benefit if fewer e.g. 5-20% for 8	(0-6%) with real profile (0-5%) if use intraproc ed for larger, real bencl registers available for global registers	e data cedural allocation too hmarks global allocation	
Link-time + local bet	er than intraprocedura	I register allocation	
Craig Chambers	217	CSE 501	

1