Typical task-specific architecture
Microcontroller
ROM
I/ODeviceDriver
RAM
custom logic
medium-speedinteractions
high-speedinteractions
low-speedinteractions
standard interface
any of the parts around the microcontroller are optional
Previous slide
Next slide
Back to first slide
View graphic version