Timing methodology

• Asynchronous

  • less wires (no clock)
  • no skew concerns
  • synchronization overhead
  • appropriate for loosely-coupled systems (CPU and peripherals)
  • common in serial schemes

• Synchronous

  • clock wires and skew concerns
  • no synchronization overhead
  • can be high-speed if delays are small and can be controlled
  • appropriate for tightly-couple systems (CPU and memory/disk)
  • common in parallel schemes

Previous slide

Next slide

Back to first slide

View graphic version