PPT Slide

module fullAdd1( CarryOut, Result, a, b, c);

input a, b, c;

output CarryOut, Result;

reg CarryOut, Result;

always @(a or b or c)

{CarryOut, Result} = a + b + c;

endmodule

module fullAdder( CarryOut, Result, a, b, c);

parameter width = 1;

input [0:width-1]a,b,c;

output CarryOut;

output [0:width-1]Result;

reg CarryOut;

reg [0:width-1]Result;

always @(a or b or c)

{CarryOut, Result} = a + b + c;

endmodule

1-bit full adder

Param. full adder

Previous slide

Next slide

Back to first slide

View graphic version