Example of structural hazard
For single issue machine: common data and instruction memory (unified cache)
Pipeline stall every load-store instruction (control easy to implement)
Separate I-cache and D-cache
Both + sophisticated instruction fetch unit!