State transitions for a given cache block

• Those incurred by processor actions

  • Read miss, write miss, write on clean block

• Those incurred by snooping on the bus as result of other processor actions, e.g.,

  • Read miss by Q might make P’s block transit from dirty to clean
  • Write miss by Q might make P’s block transit from dirty/clean to invalid (write invalidate protocol)

Previous slide

Next slide

Back to first slide

View graphic version