Cache coherence (controllers snoop on bus transactions)

P1

P2

P3

P4

Mem.

P2 reads A; P3 reads A

Previous slide

Next slide

Back to first slide

View graphic version