Memory path of workstation

CPU + L1

L2

Data switch

DRAM

Bank n

Bank 0

16B

32B

Processor bus

Memory bus

To/from I/O bus

Previous slide

Next slide

Back to first slide

View graphic version