Multiple Cycle Impl. Data Path
Not optimized, e.g.,
- Distinct Instruction and Data Memories (in anticipation of pipelining and also because it’s the reality with I-caches and D-caches)
Not complete, e.g.,
- No control unit
- No width of buses
- No attempt at covering the whole instruction set (e.g., jumps)