Single issue machine with multiple pipes

• We still fetch only 1 instruction/cycle

• We still decode only 1 instruction/cycle

• But we might have several pipelines and units which are not pipelined

  • At decode stage decision on which pipe to use
  • When a unit is pipelined, an operation can be initiated every cycle; if not pipelined must wait for latency

Next slide

Back to first slide

View graphic version