Verilog capabilities (overview)
Hierarchical design using instantation of modules
A module, like a procedure in a C-like language, has a name, input/output ports, and a body
A module is not called like a procedure. It is instantiated.
- Inputs are monitored. Upon change, the output is changed.
- Can be done continuously, or under some conditions
- Output can be instantaneous, or after some delay