Verilog

• Includes capabilities to describe a design’s

  • Behavioral nature (use procedural constructs)
  • Structural composition (use of built-in gate and user-defined primitives)
  • Data flow nature (using “continuous assignments”)
  • Mixed (i.e. combination of the above)

• Syntax

  • C-like

• Has capabilities to access the internals of a design during simulation

Previous slide

Next slide

Back to first slide

View graphic version