CSE 471: Computer Design and Organization

Course Information

Instructor: Larry Snyder, 426D Sieg Hall
snyder@cs
Phone: (206) 543 9265

Office Hours: 4:30-5:30 Mondays/Wednesdays
Appointment at other times: Contact Judy Watson, jwatson@cs, (206) 543 0374

TA: Robert Chen
326 Sieg Hall
chenzg@cs

Office Hours: 4:30-5:30 Tuesday/Thrusdays

Text Books: Michael J. Flynn
Computer Architecture: Pipelined and Parallel Processor Design
Jones and Bartlett, 1995

Verilog programming materials

[David A. Patterson, John L. Hennessy
Computer Organization and Design:
The Hardware/Software Interface
Morgan Kaufmann, 1994]

Description: CPU instruction addressing models, CPU structure and functions, computer arithmetic and logic unit, register transfer level design, hardware and microprogram control, memory hierarchy design and organization, I/O and system components interconnection. Laboratory project involves design and simulation of an instruction set processor. Prerequisite: CSE 370 and CSE 378.

Homework: Homework will be assigned nearly every week. Each assignment will come with a clearly specified completion date. Only in unusual circumstances (not likely to occur this term) will homework be accepted after that date. There is a substantial term project (to which many of the assignments will contribute).

Exams: A midterm, tentatively scheduled for Friday, 8 November 1996, and a final are the primary exams.

Grades: Grades will be computed using the following approximate weighting: Midterm = 25%, Final = 35%, Homework, including project= 40%. Class participation counts.

Collaboration: Discussing the course content with fellow students is an effective way to learn the material, and it is encouraged. However, exams and homework must represent your own mastery of the material, and be of your own creation. When in doubt, do it on your own.