

ARM32 Information:

Register	Synonym	Special	Role in the procedure call standard
r15		PC	The Program Counter.
r14		LR	The Link Register.
r13		SP	The Stack Pointer.
r12		IP	The Intra-Procedure-call scratch register.
r11	v8		Variable-register 8.
r10	v7		Variable-register 7.
r9		v6 SB TR	Platform register. The meaning of this register is defined by the platform standard.
r8	v5		Variable-register 5.
r7	v4		Variable register 4.
r6	v3		Variable register 3.
r5	v2		Variable register 2.
r4	v1		Variable register 1.
r3	a4		Argument / scratch register 4.
r2	a3		Argument / scratch register 3.
r1	a2		Argument / result / scratch register 2.
r0	a1		Argument / result / scratch register 1.

The first four registers r0-r3 (a1-a4) are used to pass argument values into a subroutine and to return a result value from a function. They may also be used to hold intermediate values within a routine (but, in general, only *between* subroutine calls).

Register r12 (IP) may be used by a linker as a scratch register between a routine and any subroutine it calls (for details, see §5.3.1.1, *Use of IP by the linker*). It can also be used within a routine to hold intermediate values *between* subroutine calls.

The role of register r9 is platform specific. A virtual platform may assign any role to this register and must document this usage. For example, it may designate it as the static base (SB) in a position-independent data model, or it may designate it as the thread register (TR) in an environment with thread-local storage. The usage of this register may require that the value held is persistent across all calls. A virtual platform that has no need for such a special register may designate r9 as an additional callee-saved variable register, v6.

Typically, the registers r4-r8, r10 and r11 (v1-v5, v7 and v8) are used to hold the values of a routine's local variables. Of these, only v1-v4 can be used uniformly by the whole Thumb instruction set, but the AAPCS does not require that Thumb code only use those registers.

A subroutine must preserve the contents of the registers r4-r8, r10, r11 and SP (and r9 in PCS variants that designate r9 as v6).

ARM64 information:

Register	Special	Role in the procedure call standard
SP		The Stack Pointer.
r30	LR	The Link Register.
r29	FP	The Frame Pointer
r19 r28		Callee-saved registers
r18		The Platform Register, if needed; otherwise a temporary register. See notes.
r17	IP1	The second intra-procedure-call temporary register (can be used by call veneers and PLT code); at other times may be used as a temporary register.
r16	IP0	The first intra-procedure-call scratch register (can be used by call veneers and PLT code); at other times may be used as a temporary register.
r9 r15		Temporary registers
r8		Indirect result location register
r0 r7		Parameter/result registers

ARM assembly language reference card

MOVcdS	<i>reg, arg</i>	copy argument (S = set flags)	Bcd	<i>imm₁₂</i>	branch to <i>imm₁₂</i> words away
MVNCdS	<i>reg, arg</i>	copy bitwise NOT of argument	BLcd	<i>imm₁₂</i>	copy PC to LR, then branch
ANDcdS	<i>reg, reg, arg</i>	bitwise AND	BXcd	<i>reg</i>	copy <i>reg</i> to PC
ORRcdS	<i>reg, reg, arg</i>	bitwise OR	SWIcd	<i>imm₂₄</i>	software interrupt
EORcdS	<i>reg, reg, arg</i>	bitwise exclusive-OR	LDRcdB	<i>reg, mem</i>	loads word/byte from memory
BICcdS	<i>reg, reg_a, arg_b</i>	bitwise <i>reg_a</i> AND (NOT <i>arg_b</i>)	STRcdB	<i>reg, mem</i>	stores word/byte to memory
ADDcdS	<i>reg, reg, arg</i>	add	LDMcum	<i>reg[!], mreg</i>	loads into multiple registers
SUBcdS	<i>reg, reg, arg</i>	subtract	STMcdum	<i>reg[!], mreg</i>	stores multiple registers
RSBcdS	<i>reg, reg, arg</i>	subtract reversed arguments	SWPcdB	<i>reg_d, reg_m, [reg_n]</i>	copies <i>reg_m</i> to memory at <i>reg_n</i> , old value at address <i>reg_n</i> to <i>reg_d</i>
ADCcdS	<i>reg, reg, arg</i>	add with carry flag			
SBCcdS	<i>reg, reg, arg</i>	subtract with carry flag			
RSCcdS	<i>reg, reg, arg</i>	reverse subtract with carry flag			
CMPcd	<i>reg, arg</i>	update flags based on subtraction			
CMNcd	<i>reg, arg</i>	update flags based on addition			
TSTcd	<i>reg, arg</i>	update flags based on bitwise AND			
TEQcd	<i>reg, arg</i>	update flags based on bitwise exclusive-OR			
MULcdS	<i>reg_d, reg_a, reg_b</i>	multiply <i>reg_a</i> and <i>reg_b</i> , places lower 32 bits into <i>reg_d</i>			
MLACdS	<i>reg_d, reg_a, reg_b, reg_c</i>	places lower 32 bits of <i>reg_a · reg_b + reg_c</i> into <i>reg_d</i>			
UMULLcdS	<i>reg_ℓ, reg_u, reg_a, reg_b</i>	multiply <i>reg_a</i> and <i>reg_b</i> , place 64-bit unsigned result into { <i>reg_u</i> , <i>reg_ℓ</i> }			
UMLALcdS	<i>reg_ℓ, reg_u, reg_a, reg_b</i>	place unsigned <i>reg_a · reg_b + {reg_u, reg_ℓ}</i> into { <i>reg_u</i> , <i>reg_ℓ</i> }			
SMULLcdS	<i>reg_ℓ, reg_u, reg_a, reg_b</i>	multiply <i>reg_a</i> and <i>reg_b</i> , place 64-bit signed result into { <i>reg_u</i> , <i>reg_ℓ</i> }			
SMLALcdS	<i>reg_ℓ, reg_u, reg_a, reg_b</i>	place signed <i>reg_a · reg_b + {reg_u, reg_ℓ}</i> into { <i>reg_u</i> , <i>reg_ℓ</i> }			

reg: register

R0 to R15	register according to number
SP	register 13
LR	register 14
PC	register 15

arg: right-hand argument

<i>#imm_{8*}</i>	immediate (rotated into 8 bits)
<i>reg</i>	register
<i>reg, shift</i>	register shifted by distance

mem: memory address

<i>[reg, #±imm₁₂]</i>	<i>reg</i> offset by constant
<i>[reg, ±reg]</i>	<i>reg</i> offset by variable bytes
<i>[reg_a, ±reg_b, shift]</i>	<i>reg_a</i> offset by shifted variable <i>reg_b[†]</i>
<i>[reg, #±imm₁₂]!</i>	update <i>reg</i> by constant, then access memory
<i>[reg, ±reg]!</i>	update <i>reg</i> by variable bytes, access memory
<i>[reg, ±reg, shift]!</i>	update <i>reg</i> by shifted variable [†] , access memory
<i>[reg], #±imm₁₂</i>	access address <i>reg</i> , then update <i>reg</i> by offset
<i>[reg], ±reg</i>	access address <i>reg</i> , then update <i>reg</i> by variable
<i>[reg], ±reg, shift</i>	access address <i>reg</i> , update <i>reg</i> by shifted variable [†]

[†] shift distance must be by constant

cd: condition code

AL or omitted	always
EQ	equal (zero)
NE	nonequal (nonzero)
CS	carry set (same as HS)
CC	carry clear (same as LO)
MI	minus
PL	positive or zero
VS	overflow set
VC	overflow clear
HS	unsigned higher or same
LO	unsigned lower
HI	unsigned higher
LS	unsigned lower or same
GE	signed greater than or equal
LT	signed less than
GT	signed greater than
LE	signed less than or equal

shift: shift register value

LSL #imm₅	shift left 0 to 31
LSR #imm₅	logical shift right 1 to 32
ASR #imm₅	arithmetic shift right 1 to 32
ROR #imm₅	rotate right 1 to 31
RRX	rotate carry bit into top bit
LSL reg	shift left by register
LSR reg	logical shift right by register
ASR reg	arithmetic shift right by register
ROR reg	rotate right by register