ARM32 Information:

Register	Synonym	Special	Role in the procedure call standard		
r15		PC	The Program Counter.		
r14		LR	The Link Register.		
r13		SP	The Stack Pointer.		
r12		IP	The Intra-Procedure-call scratch register.		
r11	v8		Variable-register 8.		
r10	v7		Variable-register 7.		
r9		v6 SB TR	Platform register. The meaning of this register is defined by the platform standard.		
r8	v5		Variable-register 5.		
r7	v4		Variable register 4.		
r6	v3		Variable register 3.		
r5	v2		Variable register 2.		
r4	v1		Variable register 1.		
r3	a4		Argument / scratch register 4.		
r2	a3		Argument / scratch register 3.		
r1	a2		Argument / result / scratch register 2.		
r0	a1		Argument / result / scratch register 1.		

The first four registers r0-r3 (a1-a4) are used to pass argument values into a subroutine and to return a result value from a function. They may also be used to hold intermediate values within a routine (but, in general, only between subroutine calls).

Register r12 (IP) may be used by a linker as a scratch register between a routine and any subroutine it calls (for details, see §5.3.1.1, Use of IP by the linker). It can also be used within a routine to hold intermediate values between subroutine calls.

The role of register r9 is platform specific. A virtual platform may assign any role to this register and must document this usage. For example, it may designate it as the static base (SB) in a position-independent data model, or it may designate it as the thread register (TR) in an environment with thread-local storage. The usage of this register may require that the value held is persistent across all calls. A virtual platform that has no need for such a special register may designate r9 as an additional callee-saved variable register, v6.

Typically, the registers r4-r8, r10 and r11 (v1-v5, v7 and v8) are used to hold the values of a routine's local variables. Of these, only v1-v4 can be used uniformly by the whole Thumb instruction set, but the AAPCS does not require that Thumb code only use those registers.

A subroutine must preserve the contents of the registers r4-r8, r10, r11 and SP (and r9 in PCS variants that designate r9 as v6).

ARM64	information:

Register	Special	Role in the procedure call standard		
SP		The Stack Pointer.		
r30	LR	The Link Register.		
r29	FP	The Frame Pointer		
r19 r28		Callee-saved registers		
r18		The Platform Register, if needed; otherwise a temporary register. See notes.		
r17	IP1	The second intra-procedure-call temporary register (can be used by call veneers and PLT code); at other times may be used as a temporary register.		
r16 IP0		The first intra-procedure-call scratch register (can be used by cal veneers and PLT code); at other times may be used as a temporary register.		
r9 r15		Temporary registers		
r8		Indirect result location register		
r0 r7		Parameter/result registers		

ARM assembly language reference card

interior dissersion in the second sec									
$\mathtt{MOV} cd\mathtt{S}$	reg, arg	copy argument ($S = set$	flags) Bcd	imm_{12}	branch to imm_{12} words away				
${ t MVN} cd{ t S}$	reg, arg	copy bitwise NOT of arg	gumentBLcd	imm_{12}	copy PC to LR, then branch				
$\mathtt{AND} cd\mathtt{S}$	reg, reg, arg	bitwise AND	$\mathbf{BX}cd$	reg	copy reg to PC				
ORRcdS	reg, reg, arg	bitwise OR	$\mathtt{SWI}\mathit{cd}$	imm_{24}	software interrupt				
EOR cdS	reg, reg, arg	bitwise exclusive-OR	$\mathtt{LDR} cd\mathtt{B}$	reg, mem	loads word/byte from memory				
BICcdS	reg, reg_a, arg_b	g, reg_a, arg_b bitwise reg_a AND (NOT)		reg, mem	stores word/byte to memory				
$\mathtt{ADD}cd\mathtt{S}$	reg, reg, arg	add	LDMcdu	0 , 0	loads into multiple registers				
SUBcdS	reg, reg, arg	subtract	STMcdu	0 . 0	stores multiple registers				
RSBcdS	o. o. o		ents SWPcdB	$reg_d, reg_m, [reg_r]$					
ADCcdS	reg, reg, arg	add with carry flag			old value at address reg_n to reg_d				
SBCcdS	reg, reg, arg	subtract with carry flag	~						
RSCcdS	reg, reg, arg	reverse subtract with car							
CMPcd	reg, arg	update flags based on su							
CMNcd	reg, arg	update flags based on ad							
TSTcd	reg, arg	update flags based on bit		0.0					
TEQcd	reg, arg	update flags based on bit							
MULcdS	reg_d, reg_a, reg_a			lower 32 bits into <i>reg</i>					
MLAcdS	reg_d, reg_a, reg_a			$reg_b + reg_c$ into reg_c					
UMULLcd	Oct Out			4-bit unsigned result					
UMLALcd	00. 04.			$\{reg_u, reg_\ell\}$ into $\{reg_u, reg_\ell\}$					
SMULLcd	Oc, Ou,			4-bit signed result int					
SMLALcd	$S reg_{\ell}, reg_{u}, reg_{u}$	eg_a, reg_b place signed re_a	$g_a \cdot reg_b + \{reg_a + reg_b + reg_b \}$	$\{g_u, reg_\ell\}$ into $\{reg_u, g_u\}$	reg_{ℓ} }				
reg: regist			arg: right-har						
R0 to R15	-	ding to number	#imm _{8*} immediate (rotated into 8 bits)						
SP	register 13		reg register						
LR	register 14		reg, shift re	gister shifted by dista	nce				
PC	register 15		mem: memor	v address					
um: update mode				reg offset by constant					
	ement, starting fr	om reg	[reg, \pm reg]		y variable bytes				
	ement, starting fr		- 0 0-	[reg _a , \pm reg _b , shift] reg _a offset by shifted variable reg _b [†]					
	ement, starting f	0	[reg, $\#\pm imm$]		by constant, then access memory				
	ement, starting f		[reg, \pm reg]!						
bb decrement, starting from 7cg 4			[reg, $\pm reg$, shift]! update reg by shifted variable [†] , access memory						
<i>cd</i> : condit			- 0 0	[reg], $\#\pm imm_{12}$ access address reg, then update reg by offset					
AL or omi	•		[reg], $\pm reg$						
EQ	equal (zer		[reg], $\pm reg$, shift access address reg, update reg by shifted varial						
NE	nonequal				nce must be by constant				
CS	carry set (same as HS)								
CC	•	r (same as LO)	shift: shift register value						
MI	minus		LSL #imm ₅ shift left 0 to 31						
PL	1		LSR #imm ₅	* 6					
VS			ASR #imm ₅	· e					
VC			ROR #imm ₅	rotate right 1 to 31					
HS				rotate carry bit into top bit					
LO	2		LSL reg	shift left by register					
HI unsigned higher			LSR reg	logical shift right by register					
LS	•		ASR reg	arithmetic shift right by register					
GE			ROR reg	rotate right by regist	ter				
LT	e e								
GT	6 6								
$_{ m LE}$	signed less than or equal								