

ARMv7 Quick Reference

Arithmetic Instructions		
ADC{S}	rx, ry, op2	$rx = ry + op2 + C$
ADD{S}	rx, ry, op2	$rx = ry + op2$
ADDW	rx, ry, #i ₁₂	$rx = ry + i^0$
ADR	rx, ±rel ₁₂	$rx = PC \pm rel$
CMN	rx, op2	$rx + op2$
CMP	rx, op2	$rx - op2$
QADD	rx, ry, rz	$rx = SATS(ry + rz, 32)$
QDADD	rx, ry, rz	$rx = SATS(ry + SATS(2 \times rz, 32), 32)$
QDSUB	rx, ry, rz	$rx = SATS(ry - SATS(2 \times rz, 32), 32)$
QSUB	rx, ry, rz	$rx = SATS(ry - rz, 32)$
RSB{S}	rx, ry, op2	$rx = op2 - ry$
RSC{S}	rx, ry, op2	$rx = op2 - (ry + C)$
SBC{S}	rx, ry, op2	$rx = ry - (op2 + C)$
SDIV	rx, ry, rz	$rx = ry \div rz$
SSAT	rx, #j ₅ , ry{slr}	$rx = SATS(ry \ll \gg sh, j)^\pm$
SSAT16	rx, #j ₄ , ry	$rx = SATS(ry_{H1}^\pm, j)^\pm : SATS(ry_{H0}^\pm, j)^\pm$
SUB{S}	rx, ry, op2	$rx = ry - op2$
SUBW	rx, ry, #i ₁₂	$rx = ry - i^0$
UDIV	rx, ry, rz	$rx = ry \div rz$
USAD8	rx, ry, rz	$rx = \sum_{n=0}^3 (ABS(ry_{Bn}^\emptyset) - rz_{Bn}^\emptyset)$
USADA8	rx, ry, rz, rw	$rx = rw + \sum_{n=0}^3 (ABS(ry_{Bn}^\emptyset) - rz_{Bn}^\emptyset)$
USAT	rx, #j ₅ , ry{slr}	$rx = SATU(ry \ll \gg sh, j)^\pm$
USAT16	rx, #j ₄ , ry	$rx = SATU(ry_{H1}^\pm, i)^\pm : SATU(ry_{H0}^\pm, i)^\pm$

Operand 2		
#i ₃₂	i ₈ ≫ i _{4:0}	A
#i ₃₂	0 ₂₄ :i ₈ , 0 ₈ :i ₈ :i ₈ , i ₈ :0 ₈ i ₈ :0 ₈ or i ₈ :i ₈ i ₈ :i ₈	T
#i ₃₂	1:i ₇ ≪ {1..24}	T
rz	rz	
rz, LSL #n	rz ≪ {1..31}	
rz, LSR #n	rz ≫ {1..32}	
rz, ASR #n	rz ≫ {1..32}	
rz, ROR #n	rz ≫ {1..31}	
rz, RRX	C:rz _{31:1} ; C = rz ₀	
rz, LSL rw	rz ≪ rw	A
rz, LSR rw	rz ≫ rw	A
rz, ASR rw	rz ≫ rw	A
rz, ROR rw	rz ≫ rw	A

Bitwise and Move Instructions		
AND{S}	rx, ry, op2	$rx = ry \& op2$
ASR{S}	rx, ry, #j ₅	$rx = ry \gg j$
ASR{S}	rx, ry, Rs	$rx = ry \gg Rs$
BFC	rx, #p, #n	$rx_{p+n-1:p} = 0_n$
BFI	rx, ry, #p, #n	$rx_{p+n-1:p} = ry_{n-1:0}$
BIC{S}	rx, ry, op2	$rx = ry \& \sim op2$
CLZ	rx, ry	$rx = CountLeadingZeros(ry)$
EOR{S}	rx, ry, op2	$rx = ry \oplus op2$
LSL{S}	rx, ry, #i ₅	$rx = ry \ll i$
LSL{S}	rx, ry, Rs	$rx = ry \ll Rs$
LSR{S}	rx, ry, #j ₅	$rx = ry \gg j$
LSR{S}	rx, ry, Rs	$rx = ry \gg Rs$
MOV{S}	rx, op2	$rx = op2$
MOVT	rx, #i ₁₆	$rx_{31:16} = i$
MOVW	rx, #i ₁₆	$rx = i^0$
MVN{S}	rx, op2	$rx = \sim op2$
ORN{S}	rx, ry, op2	$rx = ry \mid \sim op2$
ORR{S}	rx, ry, op2	$rx = ry \mid op2$
RBIT	rx, ry	$rx = ReverseBits(ry)$
REV	rx, ry	$rx = ry_{B0} : ry_{B1} : ry_{B2} : ry_{B3}$
REV16	rx, ry	$rx = ry_{B2} : ry_{B3} : ry_{B0} : ry_{B1}$
REVSH	rx, ry	$rx = ry_{B0}^\pm : ry_{B1}^\pm$
ROR{S}	rx, ry, #i ₅	$rx = ry \ggg i$
ROR{S}	rx, ry, Rs	$rx = ry \ggg Rs$
RRX{S}	rx, ry	$rx = C:ry_{31:1}; C = ry_0$
SBFX	rx, ry, #p, #n	$rx = ry_{p+n-1:p}^\pm$
TEQ	rx, op2	$rx \oplus op2$
TST	rx, op2	$rx \& op2$
UBFX	rx, ry, #p, #n	$rx = ry_{p+n-1:p}^\emptyset$

Load and Store Instructions		
LDMDA	rx{!}, rlist	rlist = [rx - 4 × cnt + 4]; if(!) rx -= 4 × cnt A
LDMDB	rx{!}, rlist	rlist = [rx - 4 × cnt]; if(!) rx -= 4 × cnt
LDM/A	rx{!}, rlist	rlist = [rx]; if(!) rx += 4 × cnt
LDMIB	rx{!}, rlist	rlist = [rx + 4]; if(!) rx += 4 × cnt A
LDR{T}	rx, [addr]	rx = [addr]
LDRB{T}	rx, [addr]	rx = [addr] ₈
LDRD	rx, ry, [addr]	ry:rx = [addr]
LDRH{T}	rx, [addr]	rx = [addr] ₁₆
LDRSB{T}	rx, [addr]	rx = [addr] ₈ [±]
LDRSH{T}	rx, [addr]	rx = [addr] ₁₆ [±]
POP	rlist	rlist = [SP]; SP += 4 × cnt
PUSH	rlist	SP -= 4 × cnt; [SP] = rlist
STMDA	rx{!}, rlist	[rx - 4 × cnt + 4] = rlist; if(!) rx -= 4 × cnt A
STMDB	rx{!}, rlist	[rx - 4 × cnt] = rlist; if(!) rx -= 4 × cnt
STM/A	rx{!}, rlist	[rx] = rlist; if(!) rx += 4 × cnt
STMIB	rx{!}, rlist	[rx + 4] = rlist; if(!) rx += 4 × cnt A
STR{T}	rx, [addr]	[addr] = rx
STRB{T}	rx, [addr]	[addr] ₈ = rx _{B0}
STRD	rx, ry, [addr]	[addr] = ry:rx
STRH{T}	rx, [addr]	[addr] ₁₆ = rx _{H0}

ARM LDR/STR Addressing Modes		
non-T	[rz{, #±i ₈ }]{!}	addr = rz ± i; if(!) rz = addr
xxR{,B}	[rz{, #±i ₁₂ }]{!}	addr = rz ± i; if(!) rz = addr
any	[rz{, #±i ₈ }]	addr = rz; rz ±= i
xxR{,B}{T}	[rz], #±i ₁₂	addr = rz; rz ±= i
non-T	[rz, ±rw]{!}	addr = rz ± rw; if(!) rz = addr
xxR{,B}	[rz, ±rw{AS}]{!}	addr = rz ± AS(rw); if(!) rz = addr
any	[rz], ±rw	addr = rz; rz ±= rw
xxR{,B}{T}	[rz], ±rw{AS}	addr = rz; rz ±= AS(rw)
LD non-T	±rel ₈	addr = PC ± rel
LDR{,B}	±rel ₁₂	addr = PC ± rel

Thumb2 LDR/STR Addressing Modes		
any	[rz{, #i ₈ }]	addr = rz + i
xxR{,B,H,SB,SH}	[rz, #i ₁₂]	addr = rz + i
xxR{,B,H,SB,SH}	[rz, #±i ₈]{!}	addr = rz ± i; if(!) rz = addr
xxR{,B,H,SB,SH}	[rz, #±i ₈]	addr = rz; rz ±= i
xxR{,B,H,SB,SH}	[rz, rw{,LSL #i ₂ }]	addr = rz + rw ≪ i
LDR{,B,H,SB,SH}	±rel ₁₂	addr = PC ± rel
xxRD	[rz{, #±i ₁₀ }]{!}	addr = rz ± i _{9:2} :0 _{1:0} ; if(!) rz = addr
xxRD	[rz, #±i ₁₀]	addr = rz; rz ±= i _{9:2} :0 _{1:0}
LDRD	±rel ₁₀	addr = PC ± rel _{9:2} :0 _{1:0}

Multiplication Instructions				Packing and Unpacking Instructions			Special Instructions		
MLA	rx, ry, rz, rw	$rx = rw + ry \times rz$		PKHBT	$rx, ry, rz\{sl\}$	$rx = (rz \ll sh)_{H1} : ry_{H0}$	6,D	DBG	#i ₄
MLA{S}	rx, ry, rz, rw	$rx = rw + ry \times rz$	A	PKHTB	$rx, ry, rz\{sr\}$	$rx = ry_{H1} : (rz \gg sh)_{H0}$	6,D	DMB	option
MLS	rx, ry, rz, rw	$rx = rw - ry \times rz$	6t	SXTAB	$rx, ry, rz\{rb\}$	$rx = ry + (rz \gg sh)_{B0}^{\pm}$	6,D	DSB	option
MUL	rx, ry, rz	$rx = ry \times rz$		SXTAB16	$rx, ry, rz\{rb\}$	for(n=0..1) $rx_{Hn} = ry_{Hn} + (rz \gg sh)_{B2n}^{\pm}$	6,D	ISB	SY
MUL{S}	rx, ry, rz	$rx = ry \times rz$	A	SXTAH	$rx, ry, rz\{rb\}$	$rx = ry + (rz \gg sh)_{H0}^{\pm}$	6,D	NOP	
SMLAxY	rx, ry, rz, rw	$rx = rw + ry_{Hx}^{\pm} \bar{x} rz_{Hy}^{\pm}$	D	SXTB	$rx, ry\{rb\}$	$rx = (ry \gg sh)_{B0}^{\pm}$	6	PLD{W}	[addr]
SMLaD	rx, ry, rz, rw	$rx = rw + ry_{H0}^{\pm} \bar{x} rz_{H0}^{\pm} \pm ry_{H1}^{\pm} \bar{x} rz_{H1}^{\pm}$	6,D	SXTB16	$rx, ry\{rb\}$	for(n=0..1) $rx_{Hn} = (ry \gg sh)_{B2n}^{\pm}$	6,D	PLI	[addr]
SMLaDX	rx, ry, rz, rw	$rx = rw + ry_{H0}^{\pm} \bar{x} rz_{H1}^{\pm} \pm ry_{H1}^{\pm} \bar{x} rz_{H0}^{\pm}$	D	SXTH	$rx, ry\{rb\}$	$rx = (ry \gg sh)_{H0}^{\pm}$	6	SETEND	{BE/LE}
SMLaLD	rx, ry, rz, rw	$ry:rx += rz_{H0}^{\pm} \bar{x} rw_{H0}^{\pm} \pm rz_{H1}^{\pm} \bar{x} rw_{H1}^{\pm}$	6,D	UXTAB	$rx, ry, rz\{rb\}$	$rx = ry + (rz \gg sh)_{B0}^{\emptyset}$	6,D	SEV	
SMLaLDX	rx, ry, rz, rw	$ry:rx += rz_{H0}^{\pm} \bar{x} rw_{H1}^{\pm} \pm rz_{H1}^{\pm} \bar{x} rw_{H0}^{\pm}$	D	UXTAB16	$rx, ry, rz\{rb\}$	for(n=0..1) $rx_{Hn} = ry_{Hn} + (rz \gg sh)_{B2n}^{\emptyset}$	6,D	SVC	#i ₂₄
SMLAL	rx, ry, rz, rw	$ry:rx += rz \bar{x} rw$		UXTAH	$rx, ry, rz\{rb\}$	$rx = ry + (rz \gg sh)_{H0}^{\emptyset}$	6,D	UDF	#i ₁₆
SMLAL{S}	rx, ry, rz, rw	$ry:rx += rz \bar{x} rw$	A	UXTB	$rx, ry\{rb\}$	$rx = (ry \gg sh)_{B0}^{\emptyset}$	6	WFE	
SMLALxy	rx, ry, rz, rw	$ry:rx += rz_{Hx}^{\pm} \bar{x} rw_{Hy}^{\pm}$	D	UXTB16	$rx, ry\{rb\}$	for(n=0..1) $rx_{Hn} = (ry \gg sh)_{B2n}^{\emptyset}$	6,D	WFI	
SMLAWy	rx, ry, rz, rw	$rx = rw + ry \bar{x} rz_{Hy}^{\pm}$	D	UXTH	$rx, ry\{rb\}$	$rx = (ry \gg sh)_{H0}^{\emptyset}$	6	YIELD	
SMMLa	rx, ry, rz, rw	$rx = rw \pm (ry \bar{x} rz)_{63:32}$	6,D	Exclusive Load and Store Instructions			Keys		
SMMLaR	rx, ry, rz, rw	$rx = rw \pm (ry \bar{x} rz + 0x80000000)_{63:32}$	D	CLREX		ClearExclusiveLocal()	1,6k	{S}	Optional suffix, if present update flags
SMMUL	rx, ry, rz	$rx = (ry \bar{x} rz)_{63:32}$	6,D	LDREX	$rx, [ry]$	$rx = [ry]; SetExclusiveMonitor$	6k	{t}	Conditional for additional instructions (T or E)
SMMULR	rx, ry, rz	$rx = (ry \bar{x} rz + 0x80000000)_{63:32}$	D	LDREX	$rx, [ry, #i_{10}]$	$rx = [ry+i_{9:2}:0:1:0]; SetExclusiveMonitor$	T,6k	{T}	LDR/STR instruction uses user privileges.
SMUaD	rx, ry, rz	$rx = ry_{H0}^{\pm} \bar{x} rz_{H0}^{\pm} \pm ry_{H1}^{\pm} \bar{x} rz_{H1}^{\pm}$	6,D	LDREXB	$rx, [ry]$	$rx = [ry]_8^{\emptyset}; SetExclusiveMonitor$	6k	a	A or S to add or subtract operand.
SMUaDX	rx, ry, rz	$rx = ry_{H0}^{\pm} \bar{x} rz_{H1}^{\pm} \pm ry_{H1}^{\pm} \bar{x} rz_{H0}^{\pm}$	D	LDREXD	$rx, ry, [rz]$	$ry:rx = [rz]; SetExclusiveMonitor$	6k	x, y	Selects bottom (B) or top (T) half of register(s)
SMULxy	rx, ry, rz	$rx = ry_{Hx}^{\pm} \bar{x} rz_{Hy}^{\pm}$	D	LDREXH	$rx, [ry]$	$rx = [ry]_{16}^{\emptyset}; SetExclusiveMonitor$	6k	cc	Condition code (can suffix most ARM instructions)
SMULL	rx, ry, rz, rw	$ry:rx = rz \bar{x} rw$		STREX	$rx, ry, [rz]$	if(Pass) $[rz] = ry; rx = Pass ? 1 : 0$	6k	di	DA, DB, IA or IB for decrease/increase before/after.
SMULL{S}	rx, ry, rz, rw	$ry:rx = rz \bar{x} rw$	A	STREX	$rx, ry, [rz, #i_{10}]$	if(Pass) $[rz+i_{9:2}:0:1:0] = ry; rx = Pass?1:0$	T,6k	i, j	Immediate operand, range 0..max / 1..max+1
SMULWy	rx, ry, rz	$rx = (ry \bar{x} rz_{Hy}^{\pm})_{47:16}$	D	STREXB	$rx, ry, [rz]$	if(Pass) $[rz]_8 = ry_{B0}; rx = Pass?1:0$	6k	rx, ry, rz, rw	General register
UMAAL	rx, ry, rz, rw	$ry:rx = ry + rx + rz \times rw$	D	STREXD	$rx, ry, rz, [rw]$	if(Pass) $[rw] = rz:ry; rx = Pass?1:0$	6k	Rbanked	Banked register
UMLAL	rx, ry, rz, rw	$ry:rx += rz \times rw$		STREXH	$rx, ry, [rz]$	if(Pass) $[rz]_{16} = ry_{H0}; rx = Pass?1:0$	6k	rlist	Comma separated list of registers within { }.
UMULL	rx, ry, rz, rw	$ry:rx = rz \times rw$		System Instructions			op2		Immediate or shifted register
Parallel Instructions				CPSI{D,E} {aif}{, #mode}	{a}{i}{f} = (E ? 1: 0); MODE = mode	6	xPSR		APSR, CPSR or SPSR
pADD16	rx, ry, rz	for(n=0..1) $rx_{Hn} = p(ry_{Hn} + rz_{Hn})$	6,D	CPS	#mode	MODE = mode	6	SAT{S,U}(x,b)	Saturated signed/unsigned b bit value
pADD8	rx, ry, rz	for(n=0..3) $rx_{Bn} = p(ry_{Bn} + rz_{Bn})$	6,D	ERET		PC = LR; CPSR = SPSR	7	B{0,1,2,3}	Selected byte (bits 7:0, 15:8, 23:16 or 31:24)
pASX	rx, ry, rz	$rx = p(ry_{H1} + rz_{H0}):p(ry_{H0} - rz_{H1})$	6,D	HVC	#i ₁₆	CallHypervisor(i)	7	H{0,1}	Selected half word (bits 15:0 or 31:16)
pSAX	rx, ry, rz	$rx = p(ry_{H1} - rz_{H0}):p(ry_{H0} + rz_{H1})$	6,D	MRS	rx, xPSR	$rx = \{CPSR,SPSR\}$		{rb}	Optional rotate (ROR 8, ROR 16 or ROR 24)
pSUB16	rx, ry, rz	for(n=0..1) $rx_{Hn} = p(ry_{Hn} - rz_{Hn})$	6,D	MRS	rx, Rbanked	$rx = Rbanked$	7	{slr}	Optional shift (LSL #1..31 or ASR #1..32)
pSUB8	rx, ry, rz	for(n=0..3) $rx_{Bn} = p(ry_{Bn} - rz_{Bn})$	6,D	MSR	xPSR, rx	$\{CPSR,SPSR\} = rx$		{sr}	Optional right shift (ASR #1..32)
SEL	rx, ry, rz	for(n=0..3) $rx_{Bn} = (GE_n ? ry : rz)_{Bn}$	6,D	MSR	Rbanked, rx	$Rbanked = rx$	7	{AS}	ARM shift or rotate (LSL/ROR #1..31, LSR/ASR #1..32) or RRX
Parallel Instruction Prefixes				MSR	xPSR_{cxsf}, i	$\{CPSR,SPSR\}_{f;s;x;c} = i_{f;s;x;c}$	A	value \pm , value 0	Value is sign/zero extended
Q	Signed operation, Results are saturated			MSR	xPSR_{cxsf}, rx	$\{CPSR,SPSR\}_{f;s;x;c} = rx_{f;s;x;c}$		$\bar{x} \gg$	Operation is signed
S	Signed operation, Results are truncated			RFEdi	rx{!}	LDMdi rx{!}, {PC, CPSR}			
SH	Signed operation, Results are right shifted by one			SMC	#i ₄	CallSecureMonitor()	6k		
U	Unsigned operation, Results are truncated			SRSdi	SP{!}, #mode	STMdi SP_mode{!}, {LR, SPSR}	6		
UH	Unsigned operation, Results are right shifted by one								
UQ	Unsigned operation, Results are saturated								

General Registers

R0-R3	Arguments and return values (useable by Thumb16)
R4-R7	General purpose (must be preserved, useable by Thumb16)
R8-R11	General purpose registers (must be preserved)
R12	IP Intra-procedure-call scratch register
R13	SP Stack pointer
R14	LR Return address
R15	PC Program counter

Condition Codes

EQ	Equal	Z
NE	Not equal	!Z
CS/HS	Carry set, Unsigned higher or same	C
CC/LO	Carry clear, Unsigned lower	!C
MI	Minus, Negative	N
PL	Plus, Positive or zero	IN
VS	Overflow	V
VC	No overflow	!V
HI	Unsigned higher	C & !Z
LS	Unsigned lower or same	!C Z
GE	Signed greater than or equal	N = V
LT	Signed less than	N ≠ V
GT	Signed greater than	!Z & N = V
LE	Signed less than or equal	Z N ≠ V
AL	Always (default)	1

DMB and DSB Options

SY	Full system, Read and write
(SY)ST	Full system, Write only
ISH	Inner shareable, Read and write
ISHST	Inner shareable, Write only
NSH	Non-shareable, Read and write
NSHST	Non-shareable, Write only
OSH	Outer shareable, Read and write
OSHST	Outer sharable, Write only

Notes for Instruction Set

6,6k,6t,7	Introduced in ARMv6, ARMv6k, ARMv6T2, or ARMv7
A	Only available in ARM mode
D	Not available on ARM-M without DSP extension
H	Thumb16 instruction can use high registers
I	Can't be conditional
S	Thumb16 instruction must have S suffix unless in IT block
T	Only available in Thumb mode

Thumb16 Bitwise and Move Instructions

AND{S}	rx, ry	$rx = rx \& ry$	S
ASR{S}	rx, ry, # i_5	$rx = ry \ggg j$	S
ASR{S}	rx, ry	$rx = rx \ggg ry$	S
BIC{S}	rx, ry	$rx = rx \& \sim ry$	S
EOR{S}	rx, ry	$rx = rx \oplus ry$	S
LSL{S}	rx, ry, # i_5	$rx = ry \ll i$	S
LSL{S}	rx, ry	$rx = rx \ll ry$	S
LSR{S}	rx, ry, # j_5	$rx = ry \gg j$	S
LSR{S}	rx, ry	$rx = rx \gg ry$	S
MOV	rx, ry	$rx = ry$	H
MOVS	rx, ry	$rx = ry$	
MOV{S}	rx, # i_8	$rx = i^\emptyset$	S
MVN{S}	rx, ry	$rx = \sim ry$	S
ORR{S}	rx, ry	$rx = rx ry$	S
REV	rx, ry	$rx = ry_{7:0}:ry_{15:8}:ry_{23:16}:ry_{31:24}$	6
REV16	rx, ry	$rx = ry_{23:16}:ry_{31:24}:ry_{7:0}:ry_{15:8}$	6
REVSH	rx, ry	$rx = ry_{7:0}^\pm:ry_{15:8}$	6
ROR{S}	rx, ry	$rx = rx \ggg ry$	S
SXTB	rx, ry	$rx = ry_{7:0}^\pm$	
SXTH	rx, ry	$rx = ry_{15:0}^\pm$	
TST	rx, ry	$rx \& ry$	
UXTB	rx, ry	$rx = ry_{7:0}^\emptyset$	6
UXTH	rx, ry	$rx = ry_{15:0}^\emptyset$	6

Thumb16 Arithmetic Instructions

ADC{S}	rx, ry	$rx = rx + ry + C$	S
ADD{S}	rx, ry, # i_3	$rx = ry + i^\emptyset$	S
ADD{S}	rx, # i_8	$rx = rx + i^\emptyset$	S
ADD{S}	rx, ry, rz	$rx = ry + rz$	S
ADD	rx, ry	$rx = rx + ry$	H
ADD	rx, SP, # i_8	$rx = SP + i^\emptyset$	
ADD	SP, # i_9	$SP = SP + i^\emptyset_{8:2}:0_{1:0}$	
ADR	rx, rel ₁₀	$rx = PC + rel^\emptyset_{9:2}:0_{1:0}$	
CMN	rx, ry	$rx - ry$	
CMP	rx, # i_8	$rx - i^\emptyset$	
CMP	rx, ry	$rx - ry$	H
MUL{S}	rx, ry	$rx = rx \times ry$	S
RSB{S}	rx, ry, #0	$rx = 0 - ry$	S
SBC{S}	rx, ry	$rx = rx - (ry + C)$	S
SUB{S}	rx, ry, # i_3	$rx = ry - i^\emptyset$	S
SUB{S}	rx, # i_8	$rx = rx - i^\emptyset$	S
SUB{S}	rx, ry, rz	$rx = ry - rz$	S
SUB	SP, # i_9	$SP = SP - i^\emptyset_{8:2}:0_{1:0}$	

Thumb16 Load and Store Instructions

LDMIA	rx{!}, rlist	$rlist = [rx]; if(!) rx += 4 \times cnt$	
LDMIA	SP!, rlist	$rlist = [SP]; SP += 4 \times cnt$	
LDR	rx, [ry{, # i_7 }]	$rx = [ry + i^\emptyset_{6:2}:0_{1:0}]$	
LDR	rx, [SP{, # i_{10} }]	$rx = [SP + i^\emptyset_{9:2}:0_{1:0}]$	
LDR	rx, rel ₁₀	$rx = [PC + rel^\emptyset_{9:2}:0_{1:0}]$	
LDR	rx, [ry, rz]	$rx = [ry + rz]$	
LDRB	rx, [ry{, # i_5 }]	$rx = [ry + i^\emptyset_8]$	
LDRB	rx, [ry, rz]	$rx = [ry + rz]^\emptyset_8$	
LDRH	rx, [ry{, # i_6 }]	$rx = [ry + i^\emptyset_{5:1}:0]^\emptyset_6$	
LDRH	rx, [ry, rz]	$rx = [ry + rz]^\emptyset_{16}$	
LDRSB	rx, [ry, rz]	$rx = [ry + rz]^\pm_8$	
LDRSH	rx, [ry, rz]	$rx = [ry + rz]^\pm_{16}$	
POP	rlist	$rlist = [SP]; SP += 4 \times cnt$	
PUSH	rlist	$SP -= 4 \times cnt; [SP] = rlist$	
STMIA	rx!, rlist	$[rx] = rlist; rx += 4 \times cnt$	
STMDB	SP!, rlist	$SP -= 4 \times cnt; [SP] = rlist$	
STR	rx, [ry{, # i_7 }]	$[ry + i^\emptyset_{6:2}:0_{1:0}] = rx$	
STR	rx, [SP{, # i_{10} }]	$[SP + i^\emptyset_{9:2}:0_{1:0}] = rx$	
STR	rx, [ry, rz]	$[ry + rz] = rx$	
STRB	rx, [ry{, # i_5 }]	$[ry + i^\emptyset_8]_8 = rx_{7:0}$	
STRB	rx, [ry, rz]	$[ry + rz]_8 = rx_{7:0}$	
STRH	rx, [ry{, # i_6 }]	$[ry + i^\emptyset_{5:1}:0]_{16} = rx_{15:0}$	
STRH	rx, [ry, rz]	$[ry + rz]_{16} = rx_{15:0}$	

Thumb16 Branch and Special Instructions

B	rel ₁₂	$PC = PC + rel^\pm_{11:1}:0$	
Bcc	rel ₉	$if(cc) PC = PC + rel^\pm_{8:1}:0$	I
BKPT	# i_8	BreakPoint(i)	I
BL	rel ₂₃	$LR = PC_{31:1}:1; PC += rel^\pm_{22:1}:0$	
BLX	rel ₂₃	$LR = PC_{31:1}:1; Set = 0; PC += rel^\pm_{22:2}:0_{1:0}$	
BLX	rx	$LR = PC_{31:1}:1; Set = rx_0; PC = rx_{31:1}:0$	
BX	rx	$Set = rx_0; PC = rx_{31:1}:0$	
CBNZ	rx, rel ₇	$if(rx \neq 0) PC += rel^\emptyset_{6:1}:0$	I,6t
CBZ	rx, rel ₇	$if(rx = 0) PC += rel^\emptyset_{6:1}:0$	I,6t
CPSI{D,E} {aif}	{a}{i}{f}	{a}{i}{f} = (E ? 1 : 0)	6
IT{t{t{t}}}{cc}		if(cc) NextInstruction	I,6t
NOP			6k
SETEND	{BE/LE}	EndianState = {BE/LE}	I,6
SEV		SendEvent()	7
SVC	# i_8	CallSupervisor()	
UDF	# i_8	UndefinedException()	
WFE		WaitForEvent()	7
WFI		WaitForInterrupt()	7
YIELD		HintYield()	7

ARMv7-A & ARMv7-R System

Current Program Status Register (CPSR)

M	0x0000001f	Processor Operating Mode
T	0x00000020	Instruction set (JT: 00=ARM, 01=Thumb)
F	0x00000040	FIQ exception masked
I	0x00000080	IRQ exception masked
A	0x00000100	Asynchronous abort masked
E	0x00000200	Big-endian operation
IT	0x0600fc00	IT state bits
GE{3..0}	0x000f0000	SIMD Greater than or equal to
J	0x01000000	Instr set (JT: 10=Jazelle, 11=ThumbEE)
Q	0x08000000	Cumulative saturation bit
V	0x10000000	Overflow condition flag
C	0x20000000	Carry condition flag
Z	0x40000000	Zero condition flag
N	0x80000000	Negative condition flag

Processor Operating Modes

usr	0x10	User
fiq	0x11	FIQ
irq	0x12	IRQ
svc	0x13	Supervisor
mon	0x16	Monitor (Secure only)
abt	0x17	Abort
hyp	0x1a	Hypervisor (Non-secure only)
und	0x1b	Undefined
sys	0x1f	System

Vectors

0x00	Reset
0x04	Undefined instruction
0x08	Supervisor Call / Secure Monitor Call / Hypervisor Call
0x0c	Prefetch abort
0x10	Data abort
0x14	Hyp trap
0x18	IRQ interrupt
0x1c	FIQ interrupt

Notes for System Registers and Tables

6,6k,6t,7	Introduced in ARMv6, ARMv6k, ARMv6T2, or ARMv7
A	Only present on ARM-A
B	Banked between secure and non-secure usage
R	Only present on ARM-R
S	Only present with security extensions (Implies 6k,A)
V	Only present with virtualization extensions (Implies 7,A)

System Control Register (SCTRLR)

M	0x00000001	MMU enabled	B
A	0x00000002	Alignment check enabled	B
C	0x00000004	Data and unified caches enabled	B
CP15BEN	0x00000020	CP15 barrier enable	7,B
SW	0x00000400	Enable SWP and SWPB instructions	6,B
Z	0x00000800	Program flow prediction enabled	B
I	0x00001000	Instruction cache enabled	B
V	0x00002000	High exception vectors	B
RR	0x00004000	Round Robin select (Non-Secure RO)	
HA	0x00020000	Hardware access flag enable	B,S
BR	0x00020000	Background region enable	7,R
WVN	0x00080000	Write force to XN	V
DZ	0x00080000	Divide by zero causes undefined instruction	7,R
UWVN	0x01000000	Unprivileged write forced to XN for PL1	V
FI	0x02000000	Fast Interrupts (Non-Secure RO)	6
VE	0x01000000	Interrupt Vectors Enable	6,B
EE	0x02000000	Exception Endianess	6,B
NMFI	0x08000000	Non-maskable FIQ support (RO)	6
TRE	0x10000000	TEX remap functionality enabled	B,S
AFE	0x20000000	Access flag enable	B,S
TE	0x40000000	Thumb exception enable	6t,B
IE	0x80000000	Big-endian byte order in instructions	7,R

Secure Configuration Register (SCR)

NS	0x001	System state is non-secure unless in Monitor mode
IRQ	0x002	IRQs taken to Monitor mode
FIQ	0x004	FIQs taken to Monitor mode
EA	0x008	External aborts taken to Monitor mode
FW	0x010	CPSR.F writeable in non-secure state
AW	0x020	CPSR.A writeable in non-secure state
nET	0x040	Disable early termination
SCD	0x080	Secure monitor call disable
HCE	0x100	Hyp Call enable
SIF	0x200	Secure instruction fetch

Non-Secure Access Control Register (NSACR)

CP{0..13}	1 << {0..13}	CP{0..13} can be accessed in non-secure state
NSD32DIS	0x00004000	CPACR.D32DIS is fixed 1 in non-secure state
NSASEDIS	0x00008000	CPACR.ASEDIS is fixed 1 in non-secure state
RFR	0x00080000	Reserve FIQ mode for non-secure
NSTRCDIS	0x00100000	Disable non-secure access to CP14 trace regs

CP15 Memory System Fault Registers

DFSR	c5,0,c0,0	Data Fault Status Register	B
IFSR	c5,0,c0,1	Instruction Fault Status Register	6,B
ADFSR	c5,0,c1,0	Auxiliary DFSR	7,B
AIFSR	c5,0,c1,1	Auxiliary IFSR	7,B
DFAR	c6,0,c0,0	Data Fault Address Register	B
IFAR	c6,0,c0,2	Instruction Fault Address Register	6,B
DRBAR	c6,0,c1,0	Data Region Base Address Register	R
IRBAR	c6,0,c1,1	Instruction Region Base Address Register	R
DRSR	c6,0,c1,2	Data Region Size and Enable Register	R
IRSR	c6,0,c1,3	Instruction Region Size and Enable Register	R
DRACR	c6,0,c1,4	Data Region Access Control Register	R
IRACR	c6,0,c1,5	Instruction Region Access Control Register	R
RGNR	c6,0,c2,0	MPU Region Number Register	R

CP15 Generic Timer Registers

CNTFRQ	c14,0,c0,0	Counter Frequency Reg (Non-Secure RO)	7
CNTKCTL	c14,0,c1,0	Timer PL1 Control Register	7
CNTP_TVAL	c14,0,c2,0	PL1 Physical TimerValue Register	7,B
CNTP_CTL	c14,0,c2,1	PL1 Physical Timer Control Register	7,B
CNTV_TVAL	c14,0,c3,0	Virtual TimerValue Register	7
CNTV_CTL	c14,0,c3,1	Virtual TimerControl Register	7
CNTPCT	c14,0	Physical Count Register (RO)	7
CNTVCT	c14,1	Virtual Count Register (RO)	7
CNTP_CVAL	c14,2	PL1 Physical Timer CompareValue Register	7,B
CNTV_CVAL	c14,3	Virtual Timer CompareValue Register	7

CP15 Security Extension Registers (ARM-A Only)

VBAR	c12,0,c0,0	Vector Base Register	B
MVBAR	c12,0,c0,1	Monitor Vector Base Address (Secure only)	
ISR	c12,0,c1,0	Interrupt Status Register (RO)	

CP15 ID Registers (Read-Only)

MIDR	c0,0,c0,0	Main ID Register	
CTR	c0,0,c0,1	Cache Type Register	
TCMTR	c0,0,c0,2	TCM Type Register	
TLBTR	c0,0,c0,3	TLB Type Register	A
MPUIR	c0,0,c0,4	MPU Type Register	R
MPIDR	c0,0,c0,5	Multiprocessor Affinity Register	
REVIDR	c0,0,c0,6	Revision ID	
ID_PFR{0..1}	c0,0,c1,{0..1}	Processor Feature Registers	6
ID_DFR0	c0,0,c1,2	Debug Feature Register 0	6
ID_AFR0	c0,0,c1,3	Auxiliary Feature Register 0	6
ID_MMFR{0..3}	c0,0,c1,{4..7}	Memory Model Feature Regs	6
ID_ISAR{0..5}	c0,0,c2,{0..5}	Instruction Set Attribute Regs	6
CCSIDR	c0,1,c0,0	Cache Size ID Register	7
CLIDR	c0,1,c0,1	Cache Level ID Register	7
AIDR	c0,1,c0,7	Auxiliary ID Register	7
CSSELR	c0,2,c0,0	Cache Size Selection Register (RW)	7,B

CP15 Cache Maintenance Registers (Write Only)

CP15WFI	c7,0,c0,4	Wait for interrupt operation	
ICIAULLIS	c7,0,c1,0	Inv all instr caches to PoU Inner Sharable	7
BPIALLIS	c7,0,c1,6	Inv all branche predictors Inner Sharable	7
PAR	c7,0,c4,0	Physical Address Register (RW)	7,A,B
ICIAULLU	c7,0,c5,0	Invalidate all instruction caches to PoU	
ICIMVAU	c7,0,c5,1	Inv instruction caches by MVA to PoU	
CP15ISB	c7,0,c5,4	Instruction Sync Barrier operation	7
BPIALL	c7,0,c5,6	Invalidate all branch predictors	
BPIIMVA	c7,0,c5,7	Invalidate MVA from branch predictors	
DCIMVAC	c7,0,c6,1	Inv data cache line my MVA to PoC	
DCISW	c7,0,c6,2	Invalidate data cache line by set/way	
ATS1CPR	c7,0,c8,0	PL1 read translation (Current state)	7,A
ATS1CPW	c7,0,c8,1	PL1 write translation (Current state)	7,A
ATS1CUR	c7,0,c8,2	Unpriv read translation (Current state)	7,A
ATS1CUW	c7,0,c8,3	Unpriv write translation (Current state)	7,A
ATS12NSOPR	c7,0,c8,4	PL1 read translation (NS state)	7,S
ATS12NSOPW	c7,0,c8,5	PL1 write translation (NS state)	7,S
ATS12NSOUR	c7,0,c8,6	Unprivileged read translation (NS state)	7,S
ATS12NSOUW	c7,0,c8,7	Unprivileged write translation (NS state)	7,S
DCCMVAC	c7,0,c10,1	Clean data cache line my MVA to PoC	
DCCSW	c7,0,c10,2	Clean data cache line by set/way	
CP15DSB	c7,0,c10,4	Data Synchronization Barrier operation	7
CP15DMB	c7,0,c10,5	Data Memory Barrier operation	7
DCCMVAU	c7,0,c11,1	Clean data cache line by MVA to PoU	
DCCIMVAC	c7,0,c14,1	Clean and inv data c-line by MVA to PoC	
DCCISW	c7,0,c14,2	Clean and inv data c-line by set/way	
PAR	c7,0	Physical Address Register (RW)	7,A,B

CP15 Memory Protection and Control Registers (ARM-A only)

TTBR0	c2,0,c0,0	Translation Table Base 0	B
TTBR1	c2,0,c0,1	Translation Table Base 1	6,B
TTBCR	c2,0,c0,2	Translation Table Base Control	6,B
TTBR0	c2,0	Translation Table Base 0 (LPAE only)	7,B
TTBR1	c2,1	Translation Table Base 1 (LPAE only)	7,B
DACR	c3,0,c0,0	Domain Access Control Register	B

CP15 Process, Context, and Thread ID Registers

FCSEIDR	c13,0,c0,0	FSCE PID Register	A,B
CONTEXIDR	c13,0,c0,1	Context ID Register	6,B
TPIDURW	c13,0,c0,2	User Read/Write Thread ID	6,B
TPIDRURO	c13,0,c0,3	User Read-only Thread ID	6,B
TPIDRPRW	c13,0,c0,4	PL1 only Thread ID	6,B

CP15 Virtualization Extension Registers (ARM-A Only)

VPIDR	c0,4,c0,0	Virtualization Processor ID Register	
VMPIDR	c0,4,c0,5	Virtualization Multiproc ID Register	
HSCTRL	c1,4,c0,0	Hyp System Control Register	
HACTLR	c1,4,c0,1	Hyp Auxiliary Control Register	
HCR	c1,4,c1,0	Hyp Configuration Register	
HDCR	c1,4,c1,1	Hyp Debug Configuration Register	
HCPTR	c1,4,c1,2	Hyp Coprocessor Trap Register	
HSTR	c1,4,c1,3	Hyp System Trap Register	
HACR	c1,4,c1,7	Hyp Auxiliary Configuration Register	
HTCR	c2,4,c0,2	Hyp Translation Control Register	
VTCR	c2,4,c1,2	Virtualization Translation Control Reg	
HTTBR	c2,4	Hyp Translation Table Base Reg	
VTTBR	c2,6	Virt Translation Table Base Reg	
HADFSR	c5,4,c1,0	Hyp Auxiliary DFSR	
HAIFSR	c5,4,c1,1	Hyp Auxiliary IFSR	
HSR	c5,4,c2,0	Hyp Syndrome Register	
HDFAR	c6,4,c0,0	Hyp Data Fault Address Register	
HIFAR	c6,4,c0,2	Hyp Instruction Fault Address Register	
HPFAR	c6,4,c0,4	Hyp IPA Fault Address Register	
ATS1HR	c7,4,c8,0	Addr Tran Stage 1 Hyp mode Read (WO)	
ATS1HW	c7,4,c8,1	Addr Tran Stage 1 Hyp mode Write (WO)	
TLBIALLHIS	c8,4,c3,0	Inv entry hyp unif TLB IS (WO)	
TLBIMVAHIS	c8,4,c3,1	Inv hyp unif TLB entry by MVA IS (WO)	
TLBIALLNSNHIS	c8,4,c3,4	Inv non-sec/hyp uni TLB IS (WO)	
TLBIALLH	c8,4,c7,0	Inv hyp unified (WO)	
TLBIMVAH	c8,4,c7,1	Inv hyp unif TLB by MVA (WO)	
TLBIALLNSNH	c8,4,c7,4	Inv non-sec/hyp unif TLB (WO)	
HMAIR0	c10,4,c2,0	Hyp Mem Attribute Indirection Reg 0	
HMAIR1	c10,4,c2,1	Hyp Mem Attribute Indirection Reg 1	
HAMAIR0	c10,4,c3,0	Hyp Aux Mem Attr Indirection Reg 0	
HAMAIR1	c10,4,c3,1	Hyp Aux Mem Attr Indirection Reg 1	
HVBAR	c12,4,c0,0	Hyp Vector Base Address Register	
HTPIDR	c13,4,c0,2	Hyp Read/Write Thread ID	
CNTHCTL	c14,4,c1,0	Timer PL2 Control Register	
CNTHP_TVAL	c14,4,c2,0	PL2 Physical TimerValue Register	
CNTHP_CTL	c14,4,c2,1	PL2 Physical Timer Control Register	
CNTVOFF	c14,4	Virtual Offset Register	
CNTHP_CVAL	c14,6	PL2 Physical Timer CompareValue Register	

CP15 Memory Mapping Registers (ARM-A Only)

PRRR	c10,0,c2,0	Primary Region Remap Register	6,B
NMRR	c10,0,c2,1	Normal Memory Remap Register	6,B
AMAIR0	c10,0,c3,0	Aux Memory Attribute Indirection Reg 0	7
AMAIR1	c10,0,c3,1	Aux Memory Attribute Indirection Reg 1	7

ARMv7-M System

Special Registers

{I}{E}{A}PSR	Program Status Registers
XPSR	Alias for IEAPSR
MSP	Main Stack Pointer
PSP	Process Stack Pointer
PRIMASK	Exceptions Mask Register
BASEPRI	Base Priority Register
BASEPRI_MAX	Alias for BASEPRI that ignores writes of lower value
FAULTMASK	Raise exception priority to HardFloat
CONTROL	Special-Purpose Control Register

Program Status Register (xPSR)

IT	0x000001ff	Exception number (RO)
GE{3..0}	0x000f0000	SIMD Greater than or equal to (DSP extension only)
Q	0x08000000	Cumulative saturation bit
V	0x10000000	Overflow condition flag
C	0x20000000	Carry condition flag
Z	0x40000000	Zero condition flag
N	0x80000000	Negative condition flag

Vector Table

0	Main SP register value at reset
1	Reset
2	NMI
3	HardFault
4	MemManage
5	BusFault
6	UsageFault
11	SVCall
12	DebugMonitor
14	PendSV
15	SysTick
16+{n}	External interrupt {n}

Address Map

0x00000000-0xffffffff	On-chip ROM or flash memory
0x20000000-0x3fffffff	On-chip SRAM
0x40000000-0x5fffffff	On-chip Peripherals
0x60000000-0x7fffffff	RAM with write-back cache
0x80000000-0x9fffffff	RAM with write-through cache
0xa0000000-0xbfffffff	Shared device space
0xc0000000-0xdfffffff	Non-shared device space
0xe0000000-0xffffffff	System segment

Interrupt Control and State Register (ICSR)

VECTACTIVE	0x000001ff	Current executing exception (RO)
RETTTOBASE	0x00000800	No active exceptions (except by IPSR) (RO)
VECTPENDING	0x001ff000	Highest pending and enabled exception (RO)
ISRPENDING	0x00400000	External interrupt is pending (RO)
ISRPREEMPT	0x00800000	Will service exception on debug exit (RO)
PENDSTCLR	0x02000000	Clear pending SysTick exception
PENDSTSET	0x04000000	Make SysTick exception pending
PENDSVCLR	0x08000000	Clear pending PendSV exception
PENDSVSET	0x10000000	Make PendSV exception pending
NMIPENDSET	0x80000000	Make NMI exception active

SysTick Control and Status Register (SYST_CSR)

ENABLE	0x00000001	Counter is operating
TICKINT	0x00000002	SysTick exception on counter zero
CLKSOURCE	0x00000004	SysTick uses processor clock
COUNTFLAG	0x00010000	Timer has reached zero since last read (RO)

System Control Registers

ICTR	0xe000e004	Interrupt Controller Type Register
ACTLR	0xe000e008	Auxiliary Control Register
ICSR	0xe000ed04	Interrupt Control and State Register
VTOR	0xe000ed08	Vector Table Offset Register
AIRCR	0xe000ed0c	App Interrupt and Reset Ctrl Reg
SCR	0xe000ed10	System Control Register
CCR	0xe000ed14	Configuration and Control Register
SHPR{1..3}	0xe000ed{18..20}	System Handler Priority Registers
SHCSR	0xe000ed24	System Handler Control and State Reg
CFSR	0xe000ed28	Configurable Fault Status Register
HFSR	0xe000ed2c	HardFault Status Register
DFSR	0xe000ed30	Debug Fault Status Register
MMFAR	0xe000ed34	MemManage Fault Address Registers
BFAR	0xe000ed38	BusFault Address Register
AFAR	0xe000ed3c	Auxiliary Fault Status Register
CPACR	0xe000ed88	Coprocessor Access Control Register

CPUID Registers (Read Only)

CPUID	0xe000ed00	CPUID Base Register
ID_PFR{0..1}	0xe000ed4{0..4}	Processor Feature Registers
ID_DFR0	0xe000ed48	Debug Feature Register
ID_AFR0	0xe000ed4c	Auxiliary Feature Register
ID_MMFR{0..3}	0xe000ed5{0..c}	Memory Model Feature Registers
ID_ISAR{0..4}	0xe000ed{60..70}	Instruction Set Attribute Regs
ID_CLIDR	0xe000ed78	Cache Level ID Register
ID_CTR	0xe000ed7c	Cache Type Register
ID_CCSIDR	0xe000ed80	Cache Size ID Register
ID_CSSELR	0xe000ed84	Cache Size Selection Register

System Timer Registers

SYST_CSR	0xe000e010	SysTick Control and Status Register
SYST_RVR	0xe000e014	SysTick Reload Value Register
SYST_CVR	0xe000e018	SysTick Current Value Register
SYST_CALIB	0xe000e01c	SysTick Calibration Value Register

External Interrupt Controller Registers

NVIC_ISER{0..15}	0xe000e1{00..3c}	Interrupt Set-Enable Registers
NVIC_ICER{0..15}	0xe000e1{80..bc}	Interrupt Clear-Enable Registers
NVIC_ISPR{0..15}	0xe000e2{00..3c}	Interrupt Set-Pending Registers
NVIC_ICPR{0..15}	0xe000e2{80..bc}	Interrupt Clear-Pending Registers
NVIC_IABR{0..15}	0xe000e3{00..3c}	Interrupt Active Bit Registers
NVIC_IPR{0..123}	0xe000e4{400..5ec}	Interrupt Priority Registers

Memory Protection Unit Registers

MPU_TYPE	0xe000ed90	MPU Type Register (RO)
MPU_CTRL	0xe000ed94	MPU Control Register
MPU_RNR	0xe000ed98	MPU Region Number Register
MPU_RBAR	0xe000ed9c	MPU Region Base Address Register
MPU_RASR	0xe000eda0	MPU Region Attribute and Size Register

SW Trigger Interrupt Registers

STIR	0xe000ef00	Software Triggered Interrupt Register (WO)
FPCCR	0xe000ef34	Floating Point Context Control Register
FPCAR	0xe000ef38	Floating Point Context Address Register
FPDSCR	0xe000ef3c	Floating Point Default Status Control Reg
MVFR{0..2}	0xe000ef4{0..8}	Medial and FP Feature Registers (RO)

Cache and Branch Predictor Maintenance (Write-Only)

ICALLU	0xe000ef50	I-cache invalidate all to PoU
ICIMVAU	0xe000ef58	I-cache invalidate by MVA to PoU
DCIMVAC	0xe000ef5c	D-cache invalidate by MVA to PoC
DCISW	0xe000ef60	D-cache invalidate by set-way
DCCMVAU	0xe000ef64	D-cache clean by MVA to PoU
DCCMVAC	0xe000ef68	D-cache clean by MVA to PoC
DCCSW	0xe000ef6c	D-cache clean by set-way
DCCIMVAC	0xe000ef70	D-cache clean and invalidate by MVA to PoC
DCCISW	0xe000ef74	D-cache clean and invalidate by set-way
BPIALL	0xe000ef78	Branch predictor invalidate all

Microcontroller-specific ID Registers

PID{4..7}	0xe000efd{0..c}	Peripheral Identification Registers
PID{0..3}	0xe000efe{0..c}	Peripheral Identification Registers
CID{0..3}	0xe000eff{0..c}	Component Identification Registers