**EE/CSE 469 Quartus Tutorial**

*August 17, 2017*

*Quartus Prime Lite Version 17.0*

This tutorial will walk you through the process of developing circuit designs within Quartus, simulating with Modelsim, and downloading designs to the DE-1 SoC board. This is based heavily on my 271 tutorial, so you may have seen much of this before.

Note that the steps we show you here will be used throughout the class – take notes, and refer back to the appropriate sections when you are working on future labs.

# Installing the Quartus Software

Most of the designs in this class will be done through the Altera Quartus software. This is preloaded on machines in the EE department, and you are free to do all the work on these PCs. However, if you have a PC of your own that you would like to use, you can install the software there as well.

If you do not want to set up Quartus on your own machine, skip to the next section.

To install the software on your own PC, grab the Quartus 17.0 software from the class website. You’ll need the Quartus software, the ModelSim software, and the CycloneV qdz file. Save all of these to the same directory.

Run the QuartusLiteSetup program – after double-clicking it might take a bit longer than you expect to start up. When it asks for components to install, make sure you have selected each of these:

* Quartus Prime
* Devices>Cyclone V
* ModelSim – Starter Edition.

When the software is done installing, make sure to also select “Launch USB Blaster II driver installation”.

Then, start the Quartus software. When it asks about licensing, select “Run the Quartus Prime software”. You may have to start it twice to get it actually to run the first time.

# Getting Started in Quartus

In this class we will do multiple labs using the Quartus software. As part of this, we will create multiple files for your designs, for testing your designs, and for downloading your design to the DE-1 SoC board. To keep things sane, you should create an overall class directory, and then a subdirectory under that when you start each lab. So, you might have an “ee469labs” directory, and create a “lab1” subdirectory for lab #1. Do not reuse the same directory for different labs, since you’ll want to refer back to a working design when you develop each new lab. However, when you start each lab after #1, copy the previous lab’s directory over as the new directory so that you can reuse many of the files and the setup you did in previous labs.

If you are using the lab machines, put your work onto your U: drive (shared across all machines). If you are using your own machine, you can store the files where-ever you’ll remember them.


Get the lab #1 files from the class website, and put them into the subdirectory you just created (note: you need to copy them to the new directory – if you leave them in the ZIP file you downloaded from the website you’ll have problems). These files will help you get started quickly with Quartus.

# Creating Verilog Files in Quartus


In the previous steps we created a directory, and moved in files to set up a Quartus project, which told the tool about the DE1 SoC board we are using. We now need to add some actual circuitry to the project. We will create a simple design of a 2:1 Mux – this is a device with two data inputs i0 and i1, and a select input sel. When sel==0 the output is equal to the i0 input, while when sel==1 the output is equal to the i1 input.

Start Quartus by double-clicking on the DE1\_SoC.qpf file, which is the main Quartus file for this project. Your PC may hide the file extension, so if you just see “DE1\_SoC”, point to it and make sure the pop-up information text says “QPF File”.

We now need to create a SystemVerilog file (System Verilog is “modern” Verilog, with a lot of nice features over previous basic Verilogs. We will use System Verilog exclusively in this class). Go to File>New (or just hit control-N), select “SystemVerilog HDL File”, and hit “OK”. You will do this whenever you want to create a new Verilog file.



The new file is opened up for you in Quartus’s text editor in the middle of the tool. Note that the file doesn’t have a specific name yet –fix that by hitting “File>Save As”. Then give it the name “mux2\_1.sv” and save the file. Note that in Verilog the filename MUST be the same as the module you are designing, and in this case we are designing a module called “mux2\_1”.



You should notice that the title bar for the editor pane has now changed to “mux2\_1.sv”. We now need to put in the circuitry that we are developing. You can type in the following (or just cut-n-paste it in) to the mux2\_1.sv window.

module mux2\_1(out, i0, i1, sel);   
 output logic out;   
 input logic i0, i1, sel;   
   
 assign out = (i1 & sel) | (i0 & ~sel);   
endmodule   
   
module mux2\_1\_testbench();   
 logic i0, i1, sel;   
 logic out;   
   
 mux2\_1 dut (.out, .i0, .i1, .sel);   
   
 initial begin   
 sel=0; i0=0; i1=0; #10;   
 sel=0; i0=0; i1=1; #10;   
 sel=0; i0=1; i1=0; #10;   
 sel=0; i0=1; i1=1; #10;   
 sel=1; i0=0; i1=0; #10;   
 sel=1; i0=0; i1=1; #10;   
 sel=1; i0=1; i1=0; #10;   
 sel=1; i0=1; i1=1; #10;   
 end   
endmodule

This creates the module we are developing (“mux2\_1”), as well as a tester module (“mux2\_1\_testbench”) that will help us check whether the design is correct.

# Simulating a design

In addition to Quartus, we will be using the ModelSim software, which can simulate Verilog designs for you. To help make using the tool easier, we provide three files on the website to help:

Launch\_ModelSim.bat: A file to start ModelSim with the correct working directory.

runlab.do: A command file for ModelSim that will compile your design, set up the windows for the design, and start simulation.

mux2\_1\_wave.do: A default file that sets up the simulation window properly.


You already added these files into the lab1 directory in a previous step.

To start ModelSim, double-click the “Launch\_ModelSim.bat” file. This should show the blue “ModelSim” title screen and start ModelSim. If you instead saw a black window flash by and nothing happened, then your ModelSim is installed at a non-standard location; edit the “Launch\_ModelSim.bat” file by right-clicking the file, and put in the correct path to the Modelsim.exe executable, save the file, and retry starting ModelSim. The path you enter into "Launch\_ModelSim.bat" should resemble the following:

D:\intelFPGA\_lite\17.0\modelsim\_ase\win32aloem\modelsim.exe

If your path shows "modelsim\_ae", modify it to be "modelsim\_ase" instead.

Once ModelSim is started, we can now simulate our circuit. At the bottom of the window is the “Transcript” pane. We can issue commands here, and see ModelSim’s responses. For mux2\_1, we want to use the “runlab.do” file to compile and run the simulation. To do that, in the transcript pane type “do runlab.do” and hit enter. Note that hitting <tab> when you have typed “do r” already will auto-complete with the full command.



Once you execute the command, ModelSim will simulate the execution of the design, and display the results in the simulation window. Time moves from left (start of simulation) to right (end of simulation), with a green line for each input and output of the design. When the green line is up, it means that signal is true, while if the green line is down it means the signal is false. Note that if you see any red or blue lines it means there is a problem in your Verilog files – check that you have done all of the previous steps correctly.



# Navigating the simulation

At this point you should have successfully run the simulation, but the waveform window is rather small and hard to see. Let’s explore the navigation commands in ModelSim.

Click on the waveform window, and look at the toolbars near the top of the ModelSim window. We first want to use the zoom commands:




Use the left two commands (+ and – magnifying glass) to zoom so that the green waves fill the waveform window. Notice that the scrollbar at the bottom of the waveform window now becomes useful, allowing us to move around in the simulation. The time for each horizontal position is also shown at the bottom of the window. The third button (black-filled magnifying glass) is also a good way to zoom to get the entire waveform shown in the window.

We can also move around in the simulation and see the value of the signals. Look for the cursor, a yellow vertical line in the waveform viewer, with the time in yellow at the bottom.




Left-click on one of the green lines in the waveform viewer. The cursor moves to that location, and next to each signal name appears a 0 or 1 value. This means that, at the time specified by the cursor, the signals are at those given values. If the “out” signal says “St1” or “St0” that’s fine – just another way to say 1 or 0.



Left-click in the waveform window at another point on the green waveforms. The cursor will jump to that position, and the Msgs field will update with the values of all signals. This will allow you to move to whatever position is of concern, and look at each signal value.

We can also move to points of interest for a given signal. Click on the green waveform for the “i1” signal. The “i1” label in the leftmost waveform column should become highlighted. Play with the six cursor movement commands to see what they will do:



These commands will help you quickly move through the simulation, finding situations of interest.

Now that we have zoomed in to better display our design, and put a cursor at a point of interest, we will often want to save these setting into a file, so that our next simulation run will return back to this position. To do that, click somewhere in the grey columns of the waveform pane, then select “File > Save Format” from the toolbar. You should overwrite the file “mux2\_1\_wave.do”. In this way, when you rerun simulation, it will have the waveform window set up exactly the way we just left it, though with new simulation results if you changed the Verilog files (i.e. fixed any bugs there are in your design…). Verify this by clicking on the Transcript window and typing “do runlab.do” now.

# More complex designs

The 2:1 mux design was set up to be a simple, single-file design to get you started quickly. But, real designs will have multiple files, and won’t have all the scripts set up for you. Let’s make a more complex design, and show you how to build new designs, especially how to work with the various ModelSim support files.

Make sure you have exited out of both ModelSim and Quartus.

We’ll now build a 4:1 mux out of the 2:1 muxes. We could go through all the steps above, but why bother? Instead, simply make a copy of the lab1 directory, and call it lab1a. So you should now have an ee271labs directory with both a lab1 and lab1a subfolder. In this way we can use the lab1 directory as a template, without overwriting all of our old work. Go into directory lab1a and double-click “DE1\_SoC.qpf”, the Quartus project file. This starts Quartus in the new directory, with the mux2\_1 design already there. We’re going to need a new file for our mux4\_1, so do File>New and create a SystemVerilog HDL file. Do File>Save As and name it mux4\_1.sv. In the file, type or cut-n-paste the following design for the mux4\_1:


module mux4\_1(out, i00, i01, i10, i11, sel0, sel1);   
 output logic out;   
 input logic i00, i01, i10, i11, sel0, sel1;   
   
 logic v0, v1;   
   
 mux2\_1 m0(.out(v0), .i0(i00), .i1(i01), .sel(sel0));   
 mux2\_1 m1(.out(v1), .i0(i10), .i1(i11), .sel(sel0));   
 mux2\_1 m (.out(out), .i0(v0), .i1(v1), .sel(sel1));   
endmodule   
   
module mux4\_1\_testbench();   
 logic i00, i01, i10, i11, sel0, sel1;   
 logic out;   
   
 mux4\_1 dut (.out, .i00, .i01, .i10, .i11, .sel0, .sel1);   
   
 integer i;   
 initial begin   
 for(i=0; i<64; i++) begin   
 {sel1, sel0, i00, i01, i10, i11} = i; #10;   
 end   
 end   
endmodule

Notice that this design uses the mux2\_1 as a subroutine. Notice also that this file has its own testbench – every Verilog module should have a testbench, because the quickest way to get a working design is to test each submodule as you write it.

To check that the design is correct, right-click on “mux4\_1.sv” and “Set as Top-level Entity”, then run Analysis & Synthesis from the toolbar. If Quartus doesn’t say “Analysis & Synthesis was successful”, fix whatever errors there are.

Before we perform simulation, we need to fix the runlab.do file to work for the new design. Outside of Quartus right-click on runlab.do in a Windows File Explorer, and edit the file (use WordPad, NotePad, or whatever text editor is on your machine). We need to make the following modifications to the file:


1. Add a line to compile the mux4\_1.sv file. Duplicate the current line that starts with “vlog”, and change “mux2\_1” to “mux4\_1” in the duplicate. For all Quartus designs, you will have one “vlog” line for each Verilog file in your design.
2. Change the module being simulated. Edit the line starting “vsim” to end with mux4\_1\_testbench, instead of mux2\_1\_testbench. This tells ModelSim what unit you are testing right now.
3. Change the file that contains the waveform setting file. Edit the line starting “do” to change the “mux2” to “mux4”. Each module will have its own wave.do file, so that during debugging of a large project you can switch between different modules to test.



Save the file, start ModelSim via the Launch\_ModelSim.bat file in the lab1a directory, and execute “do runlab.do”.

The system should start simulating, show the waveform pane, and then give an error that it cannot open macro file mux4\_1\_wave.do. That’s because we haven’t provided the waveform file for you, you need to create it yourself.

At the left of ModelSim window is the sim pane, which shows the various modules in the design. “mux4\_1\_testbench” is the top-level design, and inside that is “dut, the name of the mux4\_1 module we are testing. Clicking on the plus next to dut shows the three mux2\_1’s inside of the mux4\_1: m0, m1, and m. If you click on any of the units in the sim pane, the Objects pane next to it shows the signals inside that module.



Click on mux4\_1\_testbench, select all of the signals in the Objects pane except “I”, and drag them (hold down the left button while moving the mouse) into the waveform pane. This will put all of these signals into the waveform viewer so that you can monitor them. Now save the waveform setup (click on the grey of waveform, select File>Save Format (or cntrl-s), and save it as mux4\_1\_wave.do). You’ve now created the missing file for simulation. Now, click the transcript window, and “do runlab.do”. You will now get a simulation of the entire design.

Look through the waveform view via the zoom and cursor commands we used earlier. Figure out what the mux4\_1 actually does.

# Recap – starting a new design & simulating the design

In the previous section we created a new mux4\_1 design and simulated it. You now have the commands necessary to develop new designs, commands you will use for all future labs. Just to make sure you’ve got it, here’s a cheat-sheet of the steps for all future Verilog designs you’ll do in this class.

1. Make a copy of a previous lab directory. This keeps the old design as a reference, but allows you to build off of what you already have. This includes the Quartus Project file and the support files for ModelSim.
2. For each module you need to write, do:
   1. Create a new file, write the module definition, and write a testbench for that module.
   2. Set the testbench as the top-level module in Quartus.
   3. Run Analysis and Synthesis and fix any errors it finds.
   4. Edit the runlab.do file to include the new module.
   5. Start ModelSim, perform “do runlab.do”. Fix any errors the compiler finds.
   6. When it complains about a missing \*\_wave.do file, set up the waveform window by drag-and-dropping signals. Save it by File> Save Formatting, then perform “do runlab.do” again.
   7. Check the simulation results, correct errors, and iterate until the module works.

This process has two major features. First, it has you test EVERY module before you work on the larger modules that call this unit. This will SIGNIFICANTLY simplify the design process. Second, you have a separate \_wave.do file for each Verilog file. This keeps a formatted test window for each module, which can help when you discover a fresh bug in a larger design later on. You can always go back and test a submodule by simply editing the runlab.do file to point to the testbench and \_wave.do file for the unit you want to test.

# Appendix A: Files in the default project

As part of this tutorial we have you copy a set of files into your lab1 directory, and after that they are copied into each subsequent project. For those who are interested, here are what each of those files does:

|  |  |  |
| --- | --- | --- |
| Filename | Purpose | Source |
| DE1\_SoC.qpf | Quartus project file. Top-level that groups all the information together. Preconfigured for the DE1-SoC board. | 17.0 |
| DE1\_SoC.qsf | Sets up the pin assignments, which connects the signals of the user design to specific pins on the FPGA. | 17.0 |
| DE1\_SoC.sdc | Tells Quartus about the timing of various signals. | 14.0 |
| DE1\_SoC.srf | Tells Quartus to not print some useless warning messages. | 14.0 |
| Launch\_Modelsim.bat | Simple batch file – starts ModelSim in the current directory. | 14.0 |
| mux2\_1\_wave.do | Sets up the waveform viewer for the first design. | 14.0 |
| ProgramTheDE1\_SoC.cdf | Programmer file, tells Quartus how to download designs to the DE1. | 14.0 |
| runlab.do | ModelSim .do file – compiles and simulates the design. | 14.0 |

Note: when upgrading from 14.0 to 17.0 many files were created by the tools, others were retained from our 14.0 deployment. Information listed in the “Source” column.

\*\*\* WARNING: The following is for TAs and others who have to create projects from scratch. For students in the class, skip Appendix B and C, and use the premade files given to you \*\*\*

# Appendix B: Creating projects from scratch

In the tutorial above, we go through how to develop a Quartus design based on pre-existing project files. However, in some cases (such as migrating to new tools), the TAs or others may need to generate some files from scratch. This section discusses how to do these steps.

## Installing Quartus Software from the Altera website

Most of the designs in this class will be done through the Altera Quartus software. This is preloaded on machines in the EE department, and you are free to do all the work on these PCs. However, if you have a PC of your own that you would like to use, you can install the software there as well.

If you do not want to set up Quartus on your own machine, skip to the next section.

First, get the software from the Altera website [www.altera.com](http://www.altera.com). You will want the free version, right now Quartus Prime Lite, along with ModelSim Starter edition, and the Cyclone V device files. Download these to your machine, both to set up your own version, and for upload to the class website.

Run the Quartus installer, and be sure to install Quartus lite, Modelsim starter, and Cyclone V device files. When the software is done, make sure to install the USBblaster driver. Run Quartus next, and if asked about licensing just run the software (we use the free version, so no license required).

## Creating project files

Note: Quartus new project sets up lots of files, but many are recreated if you just have the .qpf file. So, we only copy a few files to the new student labs, as shown in Appendix A.

Start Quartus. We first need to create a new project, an overall file that holds information about your design. Do this by going to “File>New Project Wizard…”, where “File” is on the menu bar at the top of Quartus, and “New Project Wizard…” is an entry on that menu.

Work through the wizard to set up your project. The “working directory for this project” should be the subdirectory for lab #1, so for me it is the lab1 directory under the master ee271 directory. For “name of this project” call it “DE1\_SoC”, to be consistent with the student version above.

For Project type, do “Empty project”.

For Add Files, just hit “next”.

For the “Family, Device & Board Settings” you need to tell the tools what FPGA is on the DE-1 SoC. On the “Device” tab the “Family” is “Cyclone V …”, “Devices” is “Cyclone V SE Mainstream. Under “Available devices:” select 5CSEMA5F31C6 – you may have to scroll up to find it. Make sure all the letters are the same – different devices have different properties. You should also go to the “Board” tab and select “DE1-SoC”. Yes, you do have to do both!

On the next page, “EDA Tool Settings” set “Simulation” to “ModelSim-Altera” and “SystemVerilog HDL”.

You can then hit “Finish” to create your new project.

Quartus 17.0 creates some files that are appropriate for the board, but some that need to be brought in from previous versions. See the table in Appendix A to see where various files come from, and adjust accordingly. Some were hand-made, some came from the DE1-SoC CD.

Also, we want the state machines to use the student’s encoding, not get resynthesized (less likely to confuse the students, and their improvements are more visible).

There are two ways to do it:

(OLD – not tested recently) You can add to the .qsf file the following line, at the bottom is fine:

set\_global\_assignment -name STATE\_MACHINE\_PROCESSING "USER-ENCODED"


in Quartus go to “Assignments > Settings”, under “Category” click “Compiler Settings”, then click on the button “Advanced Settings (Synethsis)”, then go to the bottom of the settings table and click on “State Machine Processing”. Change the value of this entry to “User-Encoded”.

## Configuring the FPGA with the bitfile, without a .cdf file.

If you make a new .cdf file to distribute, edit it with WordPad to make sure the paths are relative, not absolute.


We now need to actually send the bitfile to the DE1 SoC.

Connect the DE-1 SoC to wall power with the power cord. The power cord is black, and it plugs into the black socket “Power DC Jack” next to the red on/off button:




Make sure the board is off (if the board lights up when you plug it in, press the red button). Then plug the provided grey USB cord into the USB-Blaster II port of the DE1-SoC, and to a USB port of the computer you are using to run Quartus. You can then turn on the DE1-SoC.


In Quartus, go to Tools > Programmer. This will bring up the Programmer dialog box. Click the “Hardware Setup…” button in the upper-left.




In the “Hardware Setup” dialog box, set “Currently selected hardware” to “DE-SoC”, and close the dialog box.




This returns you to the Programmer dialog box. Press “Auto Detect”



In the “Select Device” dialog that appears, select “5CSEMA5” and hit “OK”.




Back in the Programmer dialog box click on the “5CSEMA5” line in the upper pane, then click “Change File…”.



In the dialog box that appears select the “DE1\_SoC.sof” file in the output\_files subdirectory and hit open.

At this point, you are now ready to configure the FPGA. Click to set the checkmark in the “Program/Configure” column of the 5CSEMA5F31 line in the upper pane, and then click “Start”.



This will download the design to the FPGA. It will then be ready to test. Try the design by manipulating the two rightmost sliders (i0 and i1), and the leftmost slider (sel). Make sure it works properly.

Note that when you are developing a design, you can keep the programmer open so that you can download the design multiple times, including after changing the input files and recompiling the design.

## Removing warnings in Quartus

Quartus seems to combine together messages about important problems in your design with random information and other issues. This leads people to ignore warning messages, including important messages that give clues to bugs in your design.

To deal with this, Quartus includes a warning message suppression system, that creates a .srf file. To add additional suppression rules, right-click on the message you don’t like, and select “Suppress”. If you want to suppress exactly that text, select “Suppress Message”. To suppress all messages with that warning code, select “Suppress Messages with matching ID”. The ID suppression is IMHO the right answer in most cases. Keep track of what gets suppressed, and we will consider adding them to the master suppression file for the class, or at least for next quarter.

# Appendix C: Future steps

Is there a board reset we can make available to student designs? Some way that things get reset when the chip is programmed. But, we also want a manual reset I believe, so maybe just leave as is.