DRAM

Issue: Charge sharing

with bus capacitance (Ccell << Cbus)

Sense amplifier mustdetect small changesin bus voltage

Precharge tointermediate voltage level

Destructive read(must write back)

• Example 3: A 1-transistor cell

Previous slide

Next slide

Back to first slide

View graphic version