SRAM write timing

Tas: address setup time before writeTah: address hold time after writeTcsw: chip select time before writeTwp: write pulse minimum widthTds: data setup timeTdh: data hold time

Address must be stable before WE', else invalid data may glitch other cells

Previous slide

Next slide

Back to first slide

View graphic version